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SECTION I
SYSTEMS STUDY
OBJECTIVES AND APPROACHES
The purpose of the MESAC program is to study the concept of a
central ly controlled Modular Energy Storage and Conditioning (MESAC)
system to provide an understanding of its advantages, disadvantages, and
range of applicability.
MESAC was originally conceived at TRW Systems Group as a method
of overcoming the unpredictability of the reliability of power systems con"
taining batteries, which is due to the unpredictability of cell and battery
fai lure rates. MESAC consists of a solar array, shunt voltage l imiter, and
a number of parallel energy storage units (ESU). Each ESU contains a low"
voltage battery, a downlink converter (which converts bus voltage to battery
charge voltage), and an uplink converter (which converts battery discharge
voltage to bus voltage). A central control unit controls the power flow in the
central shunt, downlink converter, and uplink converter of each ESU to main"
tain constant bus voltage and transfer energy from solar array to load with
maximum eff iciency.
Overall system reliability is enhanced in several ways:
1) Lower voltage batteries are employed, thus reducing the number
of series"connected cells and minimizing cell mismatch problems.
i) Redundancy may be added in small increments. If N ESU's are
required to supply the rated load power, M units may be installed,
and M"N units permitted to fail before a mission or power fai lure
occurs. All units may operate in parallel, including the spares,
but provision may be made to switch them OFF l ine i n d i v i d u a l l y
either automatically or by ground command.
The study was conducted in two phases, a theoretical phase, in which
estimated weight, e f f ic iency and reliability were analyzed and compared with
conventional systems, and a breadboard phase, in which a typical three"ESU
system was breadboarded.
SUMMARY AND CONCLUSIONS
The results of the study phase showed the following:
о The practicability of high"efficiency direct energy transfer from
source.to load without intervening loss elements and at a.regulated
voltage was demonstrated.
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о The MESAC system was shown to be extremely flexible in
selection of bus voltage and battery voltage independent of one
another.
• The practicability of building MESAC power subsystems of varying
power levels by addition of identical ESU's to an existing system
was demonstrated. However, power subsystems so designed would
not necessarily be optimized for the desired application in weight
or reliability.
о When compared to a conventional system of equivalent reliability,
the MESAC system shows a significant weight advantage over the
conventional system for long life systems, the crossover point
falling between four and six years.
• The weight advantages of the MESAC system are more pronounced
in the longer orbit applications than in shorter orbits.
The results of the breadboard phase are as follows:
о The breadboard performed all of the functions required to demon"
strate the MESAC concept, and continued to operate at rated power
levels after simulated failure of any one of the ESU's.
о Uplink converter efficiency at nominal load approximated the
predicted 83 to 85 percent.
• Downlink converter efficiency was reduced to 70 percent due to the
need for a protective zener diode at the output.
• Weight and reliability of the breadboard circuit were not analyzed.
A number of significant problems were exposed during the development
phase. Stability problems were encountered due to feedback of ripple from
the main bus to the control system of the uplink converters through the high
gain central control system, and due to the use of a variable OFF time com"
bined oscillator and modulator. This resulted in excessive filtering at the
main bus to stabilize the system. Use of a constant"frequency system should
result in a considerable weight savings over the existing breadboard concept.
Variations in gain of the converter control and drive circuitry result in
a degradation of the accuracy of load sharing between converters, so that both
charge and discharge tend to be partially sequential. Although fine adjustment
can alter the current ratios, a revision of control and drive concepts of the con"
verters is necessary before the behavior can approach that of diode"coupled
batteries.
Limited base"emitter reverse breakdown voltage ratings of available
transistors have limited accordingly the boost ratio to a value slightly too low
for adequate boosting. A modification of the drive circuitry is necessary to
_increjis_e_bpost._ ratios. __•
SYSTEM STUDY GROUND RULES AND ASSUMPTIONS
The MESAC system consists of the following basic components: A
single central control unit, internally redundant and therefore highly reliable,
is used to sense the system bus voltage and to control the operation of the
electronics in each of several energy storage units. The system functions
by controlling the up converter, down converter, and shunt limiter so as
to maintain bus voltage constant at all times. These energy storage units
(ESU), each containing a battery and associated electronics for condition"
ing both charge and discharge power, are internally nonredundant, and
individually are not sufficiently reliable for extended operation. However,
by carrying one or more spare ESU's, an overall system reliability
approaching the desired reliability may be achieved. A simplified block
diagram of the MESAC concept as used for the theoretical study is shown
in Figure 1.
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The study was bounded by the following considerations:
1) To preserve the modular character of the system, a minimum
of 3 ESU's in parallel was considered. Although the maxi"
mum number of units is theoretically unbounded, the study
was limited to consideration of not more than 15 units in
parallel.
2) The number of cells in series in each ESU was varied from
a minimum of two to a maximum of 22.
3) Tradeoffs over a large range of missions were limited to
the assumption of constant power. However, the parametric
data are available for an analysis of the characteristics of
variable power missions.
4) Cell capacities were limited to those currently available
in nickel"cadmium batteries on an off"the"shelf basis,
between one ampere"hour minimum and 20 ampere"hour
maximum.
5) Orbit conditions studied varied from the 100 minute orbit
(eclipse time 0.667 hours) to the synchronous equatorial
orbit (eclipse time 1.2 hours ).
6) Weight calculations are based upon the assumption of a
common heat sink for batteries and associated electronics.
The analysis was conducted by dividing the energy storage unit into
two power handling sections, the uplink (discharge) converter, and the
downlink (charge) converter. The remaining parts, including current
limiting circuitry, charge controls, and other logic were lumped, both in
weight and power consumption, and assessed as a constant added to the
variable weight and power consumption of the power handling components.
Since no specific mission is under consideration, the tradeoffs were
done on constant power missions; however, the data can be used for any
variable power mission by selection of an energy storage unit, uplink and
downlink converter, and a battery of appropriate size.
ANALYSIS OF THE UPLINK CONVERTER SIZING EQUATIONS
For any specific cell size, or capacity, the total ampere"hours
which can be delivered to the input of the uplink converter is expressed by:
A"H . . = (C J (DOD)input v В v '
where C_ = Battery capacity
DOD = Maximum allowable cell depth of discharge
The average current to be delivered to the converter is then:
'input = (CB> <ВОВ>/'
е
t = Eclipse time in hours
For any cell size and DOD, the shorter the eclipse the higher the
current. The average input current is independent of the number of series"
connected cells. At rated converter power output, the peak switch cur"
rent is expressed by:
'sw
 =
 ''input* (Vmax/Vmin> <K>
where К = 1 for double"ended converters
2 for single"ended converters
V /V . = The ratio of maximum to minimum
max mm . ,input voltage
Again, the switch current is independent of the number of series"
connected cells since the ratio V /V . is independent of the number
max mm
 r
of cells if no cell failures have occurred.
The power output of the unit is not independent of the number of
series"connecte d cells.
P * = (P" J (П)out * input' x
where r\ = Efficiency of the uplink converter
Pout = (CB> (D°D) (N) (Ed> (n) / te
where N = Number of series cells
E, = Average cell discharge voltage
DEVELOPMENT OF PARAMETRIC DATA
Based upon these concepts and upon the circuit implementation trade-
offs described in Section 2, a set of equations was designed to describe
the performance, efficiency, and weight of the uplink converter. These
are shown in detail in Section 2.
Similarly, a set of equations describing the performance of the down-
link converter was developed, using similar design concepts, and contain-
ing compensation for the less-than-unity ampere-hour efficiency of battery
cells on charge. See Section 2 for the detailed equations.
In order to allow for increased charge rates when excess solar array
capacity is available, the ground rule was adopted that the current limit
set for each downlink unit would be twice that required to fully charge the
battery from the deepest discharge. The possibility of high rate charge
was also considered.
The design equations were implemented in two computer programs,
named /UPLINK/ and /DLINK/ respectively. These are programmed in
the BASIC language and were run on the TRW SDS 940 remote terminal
time-sharing system, varying the frequencies from 1 to 32 kHz, cell size
from i to 20 ampere-hours, number of cells in series from 2 to 22, and
orbit parameters from 100 minute circular to 24 hour circular synchronous.
Copies of the source program are shown in the Appendix. The computer-
dumped parametric data are too voluminous for presentation in this report.
However, complete data sets have been transmitted to the NASA cognizant
engineer.
TYPES OF FAILURE RATES AND THEIR DETERMINATION
In large populations of parts operating under reproducible conditions
failures are eventually observed. Usable failure rate definitions have
been devised in cases where observed failures are neither too few nor too
numerous, i. e., if some of the population fail but not an appreciable
fraction.
Under the above conditions, the observed failure rate is usually
composed of several contributing sub-populations:
1) The classical "random constant" failures. These are usually
due to a combination of latent manufacturing defects and
occasional abnormal environmental stress. Constant fail-
ure rate with time is a good approximation to the occur-
rence of these failures if they are few compared to the
total population and if the observation is made after the
system has been operated for long enough to eliminate
gross defects.
2) Devices whose principal stress is cyclic have a failure
component similar to the above which is approximately
constant with the number of cycles of operation. Devices
wearing out under cyclic stress will show approximately
the above characteristics with number of cycles rather
than time.
3) Some devices "wear out" in time, either as a result of
electrochemical, thermal, or other physical equilibrium
effects or accumulated effects due to environmental
stress. Most wearout is characterized by a slow degen-
eration over the useful life followed by abrupt collapse
at a critical threshold.
In the case of high reliability equipment whose design life is shorter
than component wearout life, the change of catastrophic wearout failure
is small, and a failure rate rising linearly with time is a good approxi-
mation, giving the form R(t) = -kt .
Since the initial condition of devices is usually distributed over an
acceptable range, the time to the threshold varies through a population
so that a distribution due to randomness is superimposed upon the deteriora-
tion modes. When incomplete knowledge must be used, a workable
approximation to complex behavior is to assume the failure rate constant
by year (or other time interval) of operation, but variable from year to
year. If there is both a time and a cycle-dependent failure contribution,
separate estimates may be made of the proportion of each contribution in
order to extrapolate from one condition to another.
Typical Battery Failure Rate Models
Although apparently simple in structure, the nickel-cadmium cells
used in spacecraft display a complex failure behavior. Several physical
failure modes have been qualitatively identified, each proceeding at its
own rate, and each dependent upon the environmental and operational
stresses imposed upon the cell.
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The principal failure modes which have been observed in nickel-
cadmium batteries are as follows:
Interplate Short-Circuits may be caused by manufacturing defects,
by the successive compression and relaxation of the separator material
as the cell is cycled between the discharged and charged states, and as a
result of chemical action of the electrolyte and the oxidizing environment
upon the separator material. Thus, interplate short-circuiting may have
time-de pendent, and cycle-dependent components, upon which are super-
imposed a random distribution resulting from manufacturing variables.
In addition, a further dependence upon the integral of voltage and time
could result from a dependence of the rate of formation of dendrites upon
the voltage of the negative electrode.
Loss of Seal Integrity may result from a randomly distributed manu-
facturing or handling defect, from the pressure cycling which occurs as
the cell is charged or discharged, or from a time-dependent corrosion
process. When seal integrity is lost in a vacuum environment eventual
cell drying may be expected, resulting in an open-circuit.
Terminal-to-Case Short-Circuits have been observed as a result of
a process by which silver, derived from the corrosion of a seal brazing
alloy, is deposited across the ceramic insulator of the cell terminal,
eventually causing a short-circuit. Extremely high failure rates were
observed until a redesign of the terminal sealing process reduced the
rate of silver deposition significantly.
Voltage Divergence leads to failure when one or more cells in a bat-
tery of series-connected cells deviates sufficiently in performance from
the remaining cells of the battery to experience excessive voltage at end
of charge, or to reverse in voltage due to overdischarge. This behavior
has been observed in laboratory tests simulating actual operation of flight
power systems hydrogen generation within the cell, overpressure, and
seal failure.
Development of TRW Battery Failure Rates
The battery testing program which has been conducted on nickel-
cadmium cells at the Naval Ammunition Depot Testing Laboratories at
Crane, Indiana displayed such a large number of failures during the first
and second years that to apply these failure rates to flight batteries would
have resulted in excessively low reliabilities for batteries and electric
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power subsystems containing batteries. The testing conditions under
which the batteries were operated in the NAD tests were not representa-
tive of the best operational satellite power systems, nor were the test
batteries representative of the flight quality batteries which could be
assembled from cells which had been extensively tested, and from which
all cases of infant mortality had been eliminated.
In addition, the high failure rates resulting from the NAD data were
not borne out by either testing experience at the TRW laboratories, or
by satellite flight experience. On the other hand, if one eliminates all of
the NAD data from consideration, insufficient data remains for an adequate
justification of any reasonable failure rates. At the present time, after
eliminating all failures due to infant mortality and those representing the
terminal short-circuit failure mode which had subsequently been eliminated
by redesign of the brazing operation in the header, a total of only
25, 000, 000 cell-hours of operation have been accumulated on nickel-
cadmium cells over a three year period with only one cell failure due to
an interplate short-circuit in the third year of operation. No other
complete cell failures have been seen.
Occasional leaks, however, have been detected which could, if
carried to their logical conclusion, have resulted in drying of the cell
and causing an effective open-circuit. Similarly, divergence of cell
characteristics has been observed, resulting in high voltage behavior of
individual cells which, allowed to progress, could result in failure of the
battery due to high pressure operation and rupture of a divergent cell.
Finally, although the redesign of the terminals has decreased the rate
of silver formation across the insulator, accelerated tests have still
detected some silver formation. Unfortunately, none of the testing
programs in which these phenomena were observed permitted the con-
tinuation of the test to determine the actual time of failure. Consequently,
although we know that the failure modes exist, and can either observe or
anticipate their dependence upon time and cycles of operation, and upon
temperature, we have insufficient data to enable us to compute the failure
rates rigorously. We must therefore make a determination on the
grounds of the data which are available to us, and upon the basis of the
best engineering judgement of which we are capable.
In the case of interplate short-circuits, a computed nominal failure
7 9rate of 1/2.5 x 10 =40 failures per 10 hours was raised to 50 on the
basis of engineering judgement, and increased during the fourth through
sixth years based upon the thinning and deterioration of the separator
observed after dissection of older cells. The remaining failure rate data
of Table 1 are similarly based upon our best estimate of the failures
which would be experienced with extended operation and a larger number
of cells in the test program.
RELIABILITY
Study of the MESAC system reliability was initiated with an analysis
of the reliability of a battery as a function of time and of the number of
series-connected cells, utilizing as a ground rule the assumption that
the effect of divergence upon battery failure rates varies linearly with
the number of series-connected cells.
Table 1. Estimated Battery Cell Failure Rates (Time-Varying)
Failure
Terminal- Case Short
Cell Failure Rate (Failures/10 Hours)
Yearly Basis - Six Year Duration
1
3
2^
4
_3
6
4
8
5>
12
6
17
Plate -Plate Short
)PS
50 50 50
50*High Voltage Divergence 10 20
<xd)
Open 10 20 36
100 200 400
200 500 1000
54 76 100
For 22 series connected cells, varying linearly to zero for 2 series
connected cells.
The equations upon which the analysis is based are as follows:
Battery Reliability Math Model
Battery Success Equations
R_ (t ) = The reliability of one battery for a mission time of
И1 n t .
n
R~ (t ) = P (t )22 where P = Probability of sur"
Bl n c n c vival of 1 cell
R.., (t ) = The reliability of two redundant batteries for a mission
r>_ n .. , .2 time of t .
n
(t ) = i . fi . p (t )22Tn
 L c n J"г
Cell"Level Success Equations*
The probability that the battery cell will be in a given condition at
the end of the nth time interval (i. e., t = t ) can be obtained from the
following equations:
P (t ) = The probability that a certain battery cell is unfailed
at time t .
n
P (t ) = e~Zn+l
с
 x
 n'
Q (t ) = The probability that a certain battery cell experiences
a terminal"case short at time t .
n
n /\ Л "Z. Г "X. (t. " t. .) 1
Г\ 14" \ VI S S 1 \ ! i A 11 1 " 1 1Q (t ) = 2< \ ~~\— Iе I 1 " e I
i=l > i '
Q (t ) = The probability that a certain battery cell experiences
" a plate"plate short at time t .
"Z.
Q (t ) = У.ps n .
=1
 Г "\. (t. " t. ,)1
4«"« ' ' "4
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Q (t ) = The probability that a certain battery cell opens at time
t •
n
Q, (t ) = The probability that a certain battery cell diverges at
time t .
n
n / X d . \ "Z. Г "\.(t. " t. .) I
. v / i \ i . 11 i"1
n> = AA~J e L J1=1 x i '
„...Q d ( t
where, X.. = X + X + X + X , , the total battery cell failure ratei ss. ps. o. d. 'i r i i i
for the ith time interval.
X. = The cell terminal"case short failure rate for the ith time
i interval.
X. = The cell plate" plate short failure rate for the ith time
" i interval.
X. = The cell open failure rate for the ith time interval.0 —
X = The cell divergence failure rate for the ith time
d interval.
rr i"1 x /^j,. v \ •/* 4. \ f°r i = 2,3, 4, ..., nZ. = г X(t)dt = > Xj(t. " t.
 и
) , . л1 / "_л j j "1 f o r i = l
t. = The time at which the jth time interval ends, t =0
n = 1, 2, . . . , 6
These equations were implemented in a BASIC program named /REL/
for the SDS 940 Time"Sharing Computer, using the short"circuit, open
circuit, and terminal"case short"circuit failure rates as a single lumped
failure rate, and varying the divergence failure rate from 0 at 2 series"
connected cells to the value shown in Table 1 at 22 series "connected
cells. The program is shown in the appendix. This program also creates
a data file of battery reliabilities for use in later computer programs.
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Binomial Redundancy
If enhanced reliability is required, full or partial redundancy of
batteries, energy storage units, or circuit elements may be used. The
reliability of such a system is calculated as follows:
R = Probability of survival of one battery or ESU
1 - R, = S, = Probability of nonsurvival
Thus
Rb = Sb = 1
and where m units are used in parallel:
(Rb + Sb)m = 1
Expanding the above expression binomially gives:
where the coefficient of the rth term is equal to:
ml
( r l ) (m - r)!
Now if j units may fail without failing the system, then the reliability is
equal to the sum of the first j + 1 terms of the expanded binomial above.
The reliability of the MESAC central control and of the overall
system was based upon the reliability block diagram of Figure 2, in
which the system is broken up into individual circuit groups which are
internally nonredundant, and will fail with the failure of any part in the
circuit.
These circuit groups are then combined using binomial, or quad
redundancy and the overall reliability of the black box or system calcu-
lated by a generalized computer program available at TRW for this
purpose.
The resulting section and system reliabilities are then used as
an input to the MESAC System Reliability Program, /MESREL/which com-
putes the overall system reliability as a function of the number of cells,
the number of units required, the number of units installed, and the re-
quired time of survival.
A block diagram of the overall reliability calculation process is
shown in Figure 3.
FINAL TRADEOFF STUDIES
The comparison between several MESAC systems and their conven-
tional battery system counterparts was made on the following basis:
1) The weight of the ESU was calculated as the sum of
of the weights of the power components, including the
packaging weight required to mount and enclose the
components, plus a constant weight of 2 pounds for
the low level control circuitry such as current limits,
charge control, etc.
2) The weight of the central control unit was estimated
at 4.1 pounds, regardless of the power of the system,
since it consists of low level control circuitry only.
All weights include packaging and assume discrete
components rather than integrated circuitry.
3) The total system weight is the sum of the weight of
the installed ESU's, the central control unit, and a
solar array weight penalty due to the inefficiency of
the power subsystem in storing and releasing energy.
4) The solar array weight penalty in the case of the 24-hour
synchronous orbit was judged to negligible and was
neglected. In the case of the 100 minute orbit, it was
set equal to the solar array weight at 2 w/lb resulting
from the losses due to the product of the efficiencies
of the uplink and downlink converter for MESAC, and
to the efficiency of the battery charger times an
estimated 5 percent solar array mismatch penalty
in the case of the conventional circuit.
In order to restrict the tradeoff effort to a reasonable level, a
preliminary plot was made of the efficiency of the uplink and downlink con-
verters as a function of the number of series cells in the ESU battery and
of efficiency and weight as a function of frequency. These are shown in
Figures 4 and 5. It was felt that although the optimum system weight
might occur at lower efficiencies, since the solar array weight penalty
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resulting from a power processing loss is usually lower than the comparable
battery weight penalty, the cost of the solar array is so high that it seems
advisable to maintain high efficiency if possible. Consequently, it was
decided to maintain the frequency at 8 kHz, and the number of series cells
between 6 and 10 in order to take advantage of the relatively high efficiency
of the converters under those conditions without incurring excessive weight
penalties.
By returning to the data dumps on uplink and downlink converters
it was possible to put together several combinations of MESAC systems
which would deliver a power equal to, or slightly greater than, a pre-
assumed power level. For each of these systems, the weight was cal-
culated and a plot made of the power to weight ratio of the best MESAC
system as a function of the number of units installed and the reliability
of the system.
As a specific example, Figure 6 shows a comparison between the
best two MESAC systems designed for 100 watts, and the best conventional
22-cell battery systems designed for the same power at the same depth of
discharge (70 percent in a synchronous equatorial orbit).
The two described MESAC systems are as follows:
1) The total system power is 100 watts in a synchronous
orbit. A minimum of 3 ESU's are required having a
power level of not less than 33.3 watts each. Each
ESU contains a battery of 6 series-connected 9 AH
cells. The graph shows the ratio of power required to
total system weight (exclusive of solar array)
P/w = 100/w as a function of the probability of sur-
vival of the system for 6 years as the number of in-
stalled units is increased from 3 to 6.
2) The second MESAC system alternative for the same
mission employs 2 ESU's each containing 6 series-
connected 12 A-hr cells and capable of delivering
100 watts. The graph shows the ratio of power re-
quired to total system weight (exclusive of solar array)
as a function of reliability as the number of installed
units are increased from 2 to 4.
3) The conventional battery is a 22-cell, 6 ampere-hour
unit of which one is required to accomplish the mission
or two similar 3 A-hr units. The graph shows the
ratio of total system weight, exclusive of solar array
versus reliability, for the installation of batteries
with varying redundancy.
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Figures 7 through 13 show the comparative tradeoffs over the range
of 1000 watts for synchronous, and 100 to 500 watts for the 100 minute
circular orbits. These tradeoffs and other less optimum ones which
are not shown display certain consistent features:
1) Fewer numbers of series cells give curves which are
more favorable than (i.e. , He above and to the right
of) those with larger numbers of series cells.
2) A larger number of low power units will give a re-
latively flat curve, usually intersecting the steeper
curve for a smaller number of large units. This
implies that systems that require very high re-
liability for long times should consist of many small
units, whereas, the preferred system of moderate
reliability would be fewer units of higher power if
the required reliability level falls to the left of the
intersection point.
Behavior of the MESAC System as a Function of Required Survival Time
Almost without exception, the conventional battery curves tend to
be much steeper than those of the MESAC curves. This leads to an inter-
section of the MESAC and conventional curves, the intersection point
being the tradeoff point.
The 100 watt one-battery conventional system and the three-battery
MESAC system of Figure 6 are plotted in Figure 14 to show the tradeoffs
as a function of required survival time. The heavy line may be inter-
preted as the locus of crossover points at which the MESAC system be-
comes both lighter and more reliable than the corresponding convention
22-cell battery system. It is clear from this figure that as reliability
requirements and life time increase the MESAC system shows clearer
advantages. Thus, at two years, it would be unprofitable to use the 100
watt MESAC system unless a reliability of 0. 9996 or greater is required.
However, at 6 years, the MESAC system having a reliability requirement
of 0. 72 or greater would be lighter in weight than its conventional counter-
part.
By measuring the vertical distance between the MESAC curve and the
conventional curve as shown in Figure 14, it is possible to compute the
power-to-weight ratio improvement resulting from the use of MESAC as
compared with the conventional system. A plot of the percent improvement
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in power-to-weight ratio as a function of reliability for the 100 watt system
of Figure 6 is shown in Figure 15.
Variation of the Tradeoff with Cell and Battery Failure Rate
Failure rates in current use at TRW are not firmly supported by a
large mass of test data as in the case of most electronic components.
This is due to the complexity of battery testing and of analysis of test
data from which it is not always possible to determine the true cause of
failure, nor to decide in some cases whether or not a physical failure
actually occurred. As a result, the failure rate data of Table 1 are a
synthesis based upon TRW testing experience, a study of the NAD Crane
data, heavily seasoned with the judgement of battery and reliability
engineers.
Because the MESAC system depends upon compensating for the poor
reliability of the battery cells by the addition of the more reliable electron-
ics, any change in the relationship between cell failure rates and electronic
component failure rates will affect the region of applicability of MESAC
when compared with a conventional 22-cell battery.
As an example, Figure 16 shows the same MESAC and conventional
battery systems as Figures 6 and 14, except that the reliabilities are
computed on the basis of failure rates which have been reduced to half
the normal values. MESAC is still useful; however, whereas with normal
failure rates, the crossover at a reliability of 0. 98 occurs at four years,
the same crossover at half-normal failure rates does not occur until 5
years and a reliability of 0. 98. Thus, should the cells and batteries
improve at a rate exceeding the rate of improvement of the electronic
components, the advantages of MESAC will tend to be restricted to
missions of increasing length.
In view of the increasing requirements for extended life as the size
and number of practical applications satellites grow, the usefulness of
the MESAC system remains unimpaired regardless of any assumed in-
crease in battery and cell reliability, provided that the relationship
between cell failure rates and electronic component failure rates remains
constant. Only a marked decrease in battery cell failure rate without a
comparable decrease in electronic component failure rate is likely to
affect the conclusions significantly.
Variation of the Applicability of the MESAC System with Orbit
When comparing the systems for the synchronous equatorial orbit
with those for a 100 minute circular orbit, it becomes clear that the
MESAC system shows less weight advantage for the shorter orbits due
to the higher current-carrying requirements of both the uplink and down-
link converters for the shorter orbit applications. This results in an
increased ESU weight and a depressed power-to-weight ratio. Nevertheless,
for the lower powered systems (40 to 200 watts) MESAC has distinct ad-
vantages in weight over the conventional system at high reliability require-
ments. When the high powered systems are studied under the restric-
tion of 20 percent DOD, and no cells larger than 20 A-H, it is necessary
to use so many ESU's and to increase the number of cells in each ESU to
the point where the electronics weight overshadows any other advantages.
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SECTION II
CIRCUIT IMPLEMENTATION STUDY
REQUIREMENTS
MESAC circuit design requirements are divided into system require"
ments and circuit requirements. System requirements deal with the inter"
face of the power source, battery and electronics, and the interface between
the MESAC system and power users. Circuit requirements refer to the
detailed implementation of system requirements on the circuit and part
level.
The circuits shown in Section Ц are preliminary designs, conceived
for the purpose of conducting the tradeoff studies. As such, they do not
represent tested designs as do those of Section Ш, which show actual
breadboard circuits.
SYSTEM REQUIREMENTS
MESAC electronics consist of local electronics for each ESU and a
central control unit. The central control unit distributes a common bat"
tery charge or discharge signal to local electronics depending upon the
excess of source power over load power or the excess power requirements
of loads over source capacity. Local electronics provide battery charge
(downlink conversion) or discharge (uplink conversion) depending upon the
central control signal received, terminate charge in response to state of
local battery charge, and provide internal current limiting and fault pro"
tection. The MESAC system provides a bus voltage arbitrarily selected
to be regulated to 28 vdc ±1 percent. Regulation during discharge is
accomplished by the uplink converter. Regulation during initial charge
is accomplished by the downlink converter using batteries as shunt bus
loads. Regulation following charge is provided by a central shunt regulator
which may operate either alone or in parallel with downlink converters.
The central control unit provides positive lockout to prevent simul"
taneous charge of some batteries and discharge of other batteries. System
charge power rating is 200 percent of nominal to permit utilization of
18
source power variations with orbit angle and time of mission life. System
discharge power rating is 100 percent or rated load. Both charge and dis-
charge efficiencies are maximum at 100 percent of rating.
Inequality of battery charge currents is acceptable since charge
efficiency improves as charge current increases.
Inequality of battery discharge current should be minimized for the
following reasons:
1) Battery internal passes increased with increasing current
due to the nonlinear nature of the cell polarization curve.
2) Current unbalance on discharge results in excessive dis-
charge of one battery, and lesser discharge of others,
leading to an unbalance in residual capacity.
CIRCUIT REQUIREMENTS
Central Control Unit
The central control unit provides a proportional control signal to
local uplink converters when bus voltage is in the range of 27. 8 to 27. 9
vdc, a proportional signal to downlink converters when bus voltage is in
the range of 28.0 to 28. 1 vdc, and a proportional signal to the central
shunt regulator when bus voltage exceeds 28.2 vdc.
Since the central control unit is an in-line element in the MESAC
reliability block diagram, reliability should exceed that of all parallel
ESU's. As a design goal, high reliability is achieved by internal redun-
dance in each central function so that performance is not degraded by any
single part failure.
Weight is minimized to avoid an excessive cover-charge penalty
for low power systems. However, in the interest of system standardiza-
tion it is also desirable to retain a fixed central control unit configuration
for all applications. Both of these design goals are considered capable
of implementation by limiting central control unit circuits to low power
levels, with the exception of the shunt regulator which can utilize exist-
ing power source structure for mounting and thermal control.
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I^ocal Control Units
Each local control unit consists of an uplink converter and a down-
link converter with individual current limiting and fault protection func-
tions .
The weight design goal is 10 percent of associated battery weight.
Structure and thermal control weight may be minimized by using existing
battery structure for mounting.
The reliability design goal is to exceed associated battery reliability.
This goal is approached by the selection of simple circuit configurations
with minimum parts count. Power parts are nonredundant to conserve
weight and efficiency but small parts may be made redundant if necessary.
Circuit performance may be degraded by a part failure. However the ESU
must be capable of removing itself from the bus after any failure causing
system degradation.
Uplink Converter
The preliminary uplink converter design converts stored battery
energy to regulated bus power. Nominal output rating is total system
rating divided by the number of ESU's required for system success. Load
range was assumed to be 67 percent to 100 percent of nominal load, except
where a low ratio of units required to units carried requires a reduced
minumum load under normal operating conditions. No transient overload
capability is provided in the basic MESAC system; overload capability is
discussed further below. Efficiency is maximum at rated load. Rated
input voltage is 1. 10 to 1. 35 vdc per battery cell.
Downlink Converter
The downlink converter converts the excess of source power over
load power to battery charge current at a rate required to maintain bus
voltage regulation as determined by the central control unit. Nominal
output power corresponds with nominal battery charge current; range
was assumed to be 67 percent to 200 percent of nominal with maximum
efficiency at nominal load. Charge is terminated in response to a signal
from a single third electrode as modified by battery temperature. Charge
termination control is sufficiently flexible to accept other types of control
inputs. Rated output voltage is 1. 28 to 1. 46 vdc per battery cell.
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BASELINE IMPLEMENTATION TRADEOFFS
Baseline Circuit
Selection of a baseline circuit was required to accomplish the para-
metric system analysis. This baseline circuit was designed to perform
all major functions with sufficient optimization of critical criteria dis-
cussed below to guarantee valid system analysis results.
Criteria for Selection
Efficiency. High efficiency was considered a primary goal for
100-minute-orbit downlink converters and for uplink converters for all
missions. Since no particular tradeoffs appeared to exist for efficiency
versus other goals this was simplified to a goal of high efficiency for all
converters. Assuming that major controllable losses resulted from power
transistor switching and drive, the selected circuit was required to have
either inherently or controllably low switching losses and to be capable
of accepting a current drive readily. Current drive was considered man-
datory for uplink conversion where base current might be as high as 10
percent of input current (battery discharge current). Such high base
current in combination with drive voltages approaching battery voltage
would result in excessive losses. Ready implementation of current drive
was imposed as a requirement to avoid classical current drive problems
associated with saturation of power magnetics by slight drive imbalance.
Reliability. Reliability of local converters was to be kept high by
minimizing the number of parts, particularly high-power parts.
Where function location was optional in either the central control
unit or local ESU's such as a central versus local oscillators, the cen-
tral location of a single redundant function was preferred over local sit-
uation of several nonredundant elements.
Weight. The minimum ESU part count goal for high reliability also
provides minimum weight. A particular weight goal was to combine power
functions in a single part where possible.
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Part Type. The MESAC study was limited to silicon transistors and
excluded comparative system analysis of germanium transistor effects.
Silicon transistors were selected because faster switching speeds — 0.25
microseconds versus 10 microseconds —placed a minimum limitation on
system bandwidth and allowed use of lighter magnetics and filters at
higher frequencies. It was recognized that germanium transistors with
a saturation voltage of 0.25 versus 0.5 vdc allowed the option of a poten"
tial efficiency increase for a given number of series battery cells, or the
opportunity to operate fewer cells in series for a given efficiency, if sub"
stantially reduced switching frequencies, longer system response time
and increased magnetic and filter weight were acceptable.
Baseline System Design
The block diagram of the baseline system is shown in Figure 17.
The requirement for close bus voltage regulation of 28 vdc ±1 percent
and the accomplishment of this requirement by selected discharge, charge,
and shunt limiting function dictate that the controlling error signal be
provided by a common error amplifier. The common amplifier is desig"
nated the central load bus error amplifier (LBEA) in the block diagram.
It compares load bus voltage to reference voltage ELB (28 vdc); and pro"
vides one or the other of two proportional error outputs; Output 1 when
bus voltage is less than reference voltage or Output 2 when bus voltage
exceeds reference voltage. Output 1 controls the central uplink error
amplifier (TJLEA), which in turn controls battery discharge through local
uplink converter such that bus voltage error is maintained within the
range of ET p. to ET _ "ДЕ. Output 2 controls battery charge and shunt
limiting functions. The central downlink error amplifier (DLEA) com"
pares Output 2 against reference voltage El. Load bus voltage error in
the range of ДЕ to 2ДЕ causes the EALB to produce an Output 2 voltage
proportional from El to 2E1, causing the DLEA to provide an output pro"
portional from zero to full scale. The DLEA output is applied to local
downlink converters and controls charge rate to maintain bus voltage in
the range of Е
т та
 + ДЕ to E_ _ + 2ДЕ. The central shunt regulator error
J"I.D LiD
,22 _
Ч_х amplifier (SREA) is referenced to 3E1. Bus voltage error greater than
3£E causes Output 2 voltage to exceed 3E1, which in turn causes the SREA
to provide a proportional control signal to the central shunt regulator
(CSR). The CSR then shunts sufficient source current to maintain bus
voltage in the range of ET R + ЗДЕ to E.
 R + 4ДЕ. A guard band equivalent
to a load bus error of ДЕ prevents combined discharge and charge. A
similar guard band prevents combined charge and shunt regulation until
the excess of source power over load power exceeds the combined charge
current limit. It may be noted that the end of a typical charge cycle will
require combined charge and shunt regulation functions as individual bat"
teries reach full charge sequentially and transmit overriding turn"off
signals to associated downlinks.
The typical uplink converter (ULC) shown in the block diagram re"
ceives primary control from the ULEA as discussed above. A current
function is compared to current reference I,, equivalent to source excess
power rating divided by number of ESU's required for mission success,
/—ч plus a 10 percent margin. Discharge current in excess of the established
current limit produces an error signal which is mixed with the central
control signal to reduce converter input signal. Transient loads with
coarse power quality requirements, such as squibs, may be energized
from an auxiliary load bus which is directly connected to batteries through
series"redundan t blocking diodes. Assuming that no connected load has a
nominal power rating exceeding 10 percent of total MESAC rating then
200 percent of nominal power rating is available for transients required
by that load, such as for start"up or fuse"clearing. This is a conserva"
tive worst"case estimate based on maximum allowable previous ESU fail"
ures. If a connected load requires more than 10 percent of total bus power
for fuse clearing, fault removal may be po.ssible at reduced bus voltage
assuming a current"limited uplink mode and impedance of the faulted unit
much lower than that of other normal loads. If the power rating of a
single load constitutes a large percentage of total load power, and if that
load is intended to draw occasional large power surges in normal opera"
tion without extreme bus voltage degradation, the system design should be
/~\ subject to careful review. But assuming the need is real, such a load
might be accommodated by a MESAC system rated for average power
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by means of a conventional battery consisting of series cells with voltage
rating perhaps 10 percent below regulated bus voltage. It is assumed that
discharge energy requirements would be minute and that charge would
be accomplished by a dissipative charger operating at a low fixed current.
Baseline Circuit Design
The circuit design of the central control unit is shown in the sche"
matic of Figure 18. Reliability requirements indicate that functions re"
quire part or circuit redundancy. The selected implementation consists
of binomial 2 of 3 c ircuit redundancy for low"level analog circuits, and
binomial 3 of 4 (quad) redundancy for high power analog and all digital
circuits.
Channel A of the 3"channel central load bus error amplifier (LBEA)
is shown in zone 5A. Differential amplifier Q309A/B compares bus volt"
age divided by R311 and R312, with reference voltage zener VR301. Out"
put 1 (bus voltage <ET „) is amplified by complementary pair Q307 and
Q308 and applied to the LBEA Output No. 1 majority voting gate (MVG)
in zone 6A, together with channel В and channel С outputs. It may be
shown that the MVG output is unaffected by any single part failure in
channels A"C or the gate itself.
The majority voting gate, consists of three parallel paths each
varied in impedance by two series"connected transistors. The six tran"
sistors are driven by the three error amplifier circuits so that one tran"
sistor in each of two of the three legs of the parallel circuit are controlled
by each error amplifier circuit. Should any circuit fail so as to cause a
shorted transistor (fully on) the remaining transistor in that leg will limit
current. Should any circuit fail so as to open those transistors which it
controls, at least one of the three legs will still control. The current
through the three legs of the majority voting circuit is summed in three
parallel resistors, and the output taken as a voltage drop across the
resistors. The accuracy of the circuit depends upon the fact that the
majority voting gate is part of a large, high gain control loop so that
regardless of the nature or extent of the failure which occurs, the ex"
ternal circuit will adjust the output of the gate to the correct level. The
gain of the control loop is so much greater than the gain of the voting
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С) network that changes in the voting network gain have no significant effect
upon the final result.
The output of Output No. 1 MVG is then amplified by the central
uplink error amplifier (ULEA) in zone 6C, and distributed to local up"
link converters. Circuit design and redundancy implementation is similar
to that of the LBEA.
Output 2 of the EALB (bus voltage >E". „) originates as the opposite
polarity error signal of differential amplifier Q309A/B (zone 5A). It is
amplified by complementary pair Q310 and Q311 and then connected to the
Output 2 majority voting gate (MVG) in zone 4A, together with EALB
channel В and channel С outputs.
Channel A of the central downlink error amplifier (DLEA) is shown
in zone ЗА. Reference voltage at VR501 equals El. When Output 2 from
the LBEA gate exceeds El, corresponding with bus voltage greater than
E,
 R + ДЕ, channel A of the DLEA (zone ЗА) amplifies the difference.
Outputs of channels A"C are then voted through the downlink majority
voting gate (zone 2A) and distributed to control charge rate of local down"
link converters.
The central oscillator, zone IB, is a saturating core design. Its
output is a square wave with a frequency of approximately 8 kHz, as
determined by core characteristics. Semiconductor redundancy is pro"
vided by quad transistors for each of two switching elements. The trans"
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former is nonredundant but has a low failure rate of 1 5 bits/10 hr.
Baseline Energy Storage Circuit
A simplified schematic of the energy storage circuit is shown in
Figure 20, together with power waveshapes. During the time T"..,, Ql
is turned ON by an external signal (not shown) and energy is taken from
the source and stored in inductive transformer T, by primary winding
NP. Diode CR1 is reverse biased and load power is supplied from energy
previously stored in capacitor Cl. During the time Т
ПТР1", the external
drive signal is removed from Ql, which turns OFF. Inductive energy is
removed from the inductive transformer by secondary winding N
c
 as
ь
current 1„. Part of Iq provides load current I. , and the balance recharges
capacitor Cl.
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It may be shown that TON/TQFF = Еоит/Еш Np/Ng. Fora
given EOUT/EI ratio, the selection of
 T
o]V/TOFF and Ко^з ratio is
a design option. If Т
Г
..,/Т
О
,
Г
,
Г
 is low, then peak collector current is
high, requiring several parallel transistor chips with reduced reliability.
But if Т
Г)1ЧГ/ТОТГ1", is high, then transistor turn"off voltage is high, leading
to part selection and derating difficulty. A unity l^ "j/T".,.,"", ratio is
selected for a suitable design compromise for parametric study, together
with the minimum inductance value required to maintain I above zero
during
A simplified uplink converter (ULC) schematic and power waveshapes
are shown in Figure 21. Time scale is exaggerated during transistor turn"
off, to display switching loss components. Similar downlink converter (DLC)
information is shown in Figure 22.
Baseline Uplink Converter Design
The schematic of the uplink converter (ULC) is shown in Figure 19.
The basic components, comparable to the simplified schematic of Figure
21, are transistor Ql, power transformer T3, rectifying diode CR1, and
filter capacitor Cl. Magnetic amplifier T4 is selected to mix central and
local control signals. Its advantages are capability to mix de"isolated
signals, drift"free operation, and high reliability. Inherent disadvantages
requiring design care are magnetizing current output in the OFF state,
and output rise time slower than that of a comparable semiconductor
mixer. AC excitation is supplied to Т 4 by the central oscillator. Output
is normally OFF as the result of resetting bias ampere"turns through
resistor R2. Presence of central downlink control signal at resistor Rl
provides net control ampere turns to turn T4 output on near the beginning
of each period T. A turn"on pulse is then applied to transistor Ql, and
discharge energy is stored in power transformer T3. Diode CR1 is re"
verse"biased , and load power is supplied from energy previously stored
in capacitor Cl. Regenerative current feedback from current transformer
T2 provides continuous drive current to Ql as demanded by collector
current. A turn"off signal is applied to Ql at time T/2, from the central
oscillator through capacitor C3. Inductive energy is then transferred from
the primary to the secondary of T3, and secondary current supplies load
current and also recharges capacitor Cl.
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ОAn output voltage signal proportional to discharge current is pro"
duced by current transformer Tl. When the magnitude of this signal ex"
ceeds the VR1 reference voltage, resetting ampere"turns are applied to
magnetic amplifier T4 through resistor R3. The ON time of Ql is then
reduced to limit discharge current to 110 percent of nominal rating.
Fuse Fl clears when discharge current exceeds 200 percent of
rating as the result of a low impedance converter fault.
Baseline Downlink Converter Design
The schematic of the downlink converter (DL.C) is also shown in
Figure 19. Design and operation are similar to that of the UL.C, except
that an input filter (not shown) is required to attenuate ripple current in"
duced on the bus by converter operation. No output filter capacitor is re"
quired and local control is added to terminate charge when the battery is
fully charged.
A full state"of"charge signal is provided by a third"electrode on the
cell connected to the return bus. The cell pressure"sensitive third"
electrode potential, nominally 0. 25 vdc across a 10 fi resistor at full
charge, is mixed with a temperature function by Schmitt Trigger Ql and
Q2 to provide a digital signal when the battery is fully charged. This
signal is amplified by Q3 and employed to short the output of current drive
transformer Tl. Charge is then terminated until third electrode potential
reduces to a selected level nominal ly 0. 1 volt and Q4 dr ive is rccnabled.
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PARAMETRIC ANALYSIS
CENTRAL CONTROL UNIT PARAMETRIC DATA
Only the shunt regulator function of the central control unit requires
parametric analysis. The balance of the unit consists of a fixed configu-
ration of small parts with negligible power dissipation and constant weight
of 4. 1 pounds, based on 410 parts with packaged weight of 0. 01 pound
per part. The weight of the shunt regulator is determined primarily by
thermal control considerations. Thermal control must provide sufficient
radiation to maintain transistor junction temperatures below 150°C during
maximum power dissipation, and sufficient thermal capacity to maintain
junction temperatures above -65°C during eclipse. Based on a typical
paddle-mounted solar array"' with a 50 percent tap for shunt regulation,
shunt weight is 0. 02 pound per watt of array power. Shunt power dissipa-
tion in the OFF mode is less than 10 milliwatts and may be neglected for
system parametric studies. Shunt power dissipation in the ON mode is of
no interest for other than shunt weight determination since it corresponds
with excess solar array power which cannot be utilized either for load
operation or battery charging.
ESU CONVERTER PARAMETRIC DATA
Parametric magnetic and filter weight and power dissipation analysis
of ESU converters utilizes data in the TRW study on "Power System Com-
ponent Limitations, " Second Quarterly Report, Contract No NAS 7-546.
The LC Filter with High AC Current is functionally equivalent to
the input filter in the downlink converter; adjustments are required for
differences in RMS currents as shown in Figure 22. Copper weight is
adjusted to maintain losses constant while core weight is held constant.
It is assumed that losses are entirely in the inductor and are 50 percent
copper and 50 percent core. Weight is assumed to be 25 percent copper,
25 percent core, and 50 percent capacitor.
^Worst case thermal control weight requirement.
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The LC Filter with High AC Voltage is functionally similar to
the energy storage circuit used in the downlink and uplink converters.
Adjustments are required for deletion of the output capacitor in the down"
link converter, as well as for differences in RMS currents as shown in
Figure 21 and inductance value. Loss and weight distribution assump"
tions and modeling approach are similar to those for the LC filter with
High AC Current.
Semiconductor losses are calculated directly. Semiconductor com"
ponent weight only is included; thermal control weight is assumed to be
part of battery structure weight.
Semiconductor losses are calculated from the waveshapes of Fig"
ures 21 and 22. Transistors are assumed to be Solitron 2N3599 units,
paralleled as required to provide a typical saturation voltage V (SAT)P
of 0. 5 vdc at peak collector current Т . Rise time Т and fall time Т
cp H г
are assumed to vary linearly from 0. 25 microsecond for a single 30A unit
to 0. 40 microsecond for a multiple unit with a nominal rating of 400A.
Base"emitte r voltage is assumed to be 1. 0 vdc constant. Current gain
/~\ Нрр. is assumed to be 10. All of the above presumptions are based on
typical room temperature data, except for HFF which is worst"case.
Diodes are assumed to be Motorola 1N3909, with a forward drop of
1. 0 vdc typical and a reverse recovery time t of 0. 2 microsecond
typical.
Packaging weights assume that the battery structure provides ade"
quate conducted thermal control. Moderate dynamic and EMC require"
ments are assumed, similar to typical TRW space project requirements.
Packaged weight consists of 0. 01 pound per part, 1. 5 x magnetic and filter
weight for output power less than 100 watts or 1. 3 x magnetic and filter
weight for output power greater than 100 watts, and minimum semiconduc"
tor weights, as derived from the component limitations study. Power
transistor weight of 0. 0015 pound per watt of input power and power diode
weight of 0. 0015 pound per output watt provide for mounting brackets
installed on the battery structure.
UPLINK CONVERTER PARAMETRIC DATA AND DERIVATION
s">. OF UPLINK CONVERTER (ULC) EQUATIONS
The schematic of the ULC is shown in Figure 21; power waveshapes
are also shown in Figure 21.
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T_ is selected equal to T_ at 100 percent rated load, and turns
ratio NP/NS is designed accordingly for each battery voltage NEB and
28 vdc constant bus voltage. The selection of unity T
nivj/To ratio is a
compromise between excessive peak collector current for low T_ /T ,
and excessive collector voltage for high T"."./T .
ON OFF
n ULC
Р
Ш
 = NEB X
P OUT = P IN"[ P Q + P D + P T + P c]
PQ = PONQ + POFFQ + PSATQ + PDRIVE Q
PONQ~°
= f/
J n
P OFFQ = f / 2NE T,x^dt =
о
"T/ 2 41 t
PSATQ
г Т/2 4I t
 fi
PDRIVE Q ~ L TRANSFORMER LOSS x f / To~x 1" Odt = ОЛ1 :в (8)
JQ
PD = POND + POFFD + PSATD (9)
POND ~ 0> f°r f % 64 kHz
POFFD~°' f o r f s 6 4 k H z (11)
Т/2
P
Г
~
f /
•'
SATD~ В Ё Г 1 Т 7 2 Fdt 28
P T + P C = P C L
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О w = ( w T + w c ) K 1 + w 0 + w D + w p
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COPPER
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 RMS"L
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W
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Summarizing Equations (14) through (25)
О
(14)
1/2
X 2 (18)
E Т 0. 83E Т
^T
6I
o MIN о
E x T/2 E Т
Q bULC="^— ,0.125"^" (ZO)
WT + Wc = 2. 2 x W (26)
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= 1. 5 for PQUT < 100 watts (27a)
= 1. 3 for PQUT >ЮО watts (27b)
= 0.0015P
m
 (28)
(29)
W p = 0 . 2 2 (30)
—32"
Nomenclature
Terms are listed in order of appearance in equation derivation.
Orbit variable terms represent average values over an eclipse period.
ULC
'OUT
PIN
N
EB
ONQ
OFFQ
SATQ
OFFD
?SATD
PT
CL
uplink converter efficiency
output power to load bus .watts
input power from battery, watts
number of cells
cell voltage, volts
current, amperes
total transistor loss, watts
transistor turn-on loss, watts
transistor turn-off loss, watts
transistor saturation loss, watts
transistor drive loss, watts
switching frequency, Hertz
transistor fall time, seconds
total diode loss, watts
diode turn-on loss, watts
diode turn-off loss, watts
diode forward loss, watts
power transformer loss, watts
filter capacitor loss
equivalent high ac voltage filter loss
from Component Limitations study
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ww
w
w
т
с
Q
D
Рс
w
core
w
copper
WCL
JULC
LCL
E
о
I
uplink converter weight, pounds
transformer weight, pounds
capacitor weight, pounds
transistor and bracket weight, pounds
diode and bracket weight, pounds
part count package weight, pounds
transformer core weight, pounds
transformer copper weight, pounds
weight of equivalent high ac voltage
filter from Component Limitations
study
transformer inductance, Henries
high ac voltage filter inductance from
Component Limitations study, Henries
output voltage, watts
output current, amperes
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DOWNLINK CONVERTER PARAMETRIC DATA DERIVATION
OF DOWNLINK CONVERTER (DLC) EQUATIONS
The schematic and waveshapes of the downlink converter are shown
in Figure 22. Downlink equations differ from uplink equations as follows:
• An input filter is added to attenuate ripple current induced
on the bus.
• The energy storage circuit output capacitor is deleted, since
high ripple current is acceptable to the battery.
• The energy storage transformer is sized for operation at
200 percent of power rating.
• Alternate calculations are provided for a synchronous
rectifier in place of the diode rectifier. The computer
program selects the more efficient, subject to voltage
limitations corresponding with a maximum of three series
cells.
POUT
пт /" ~ P " f P + P + P + P + PDLC *OUT L С Q Т D
PT = P^T (LC FILTER WITH HIGH AC CURRENT) (2)
p
c
 ~ о (3)
PQ = PONQ + PSATQ + POFFQ + PDRIVEQ (4)
PONQ ~ °
гО. 36 T 5. 6 IB x (NEB + 0. 9) t 0 5t
PS ATQ = f J 28 x 0. 36T x 0. 36T dt
= 0.012 IB(NEB + 0.9) (6)
Г
т
г 5.61 (NE + 0.9) t
POFFQ = f ^8TTZ *5 6 d t
= 5. 6 fIB(NEB + 0. 9) TF (7)
TF =[o. 25 + 5.6 I f ix ~ xO. O s l x l O " 6 (8)
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 5>6 l (NE Q> t
P " f / B B v i n at
DRIVEQ ~ M 28 x 0. 36T x 10 '
= o.oo39 IT^NE^ + o. 9)
r> ±>
= P_T (LC FILTER WITH HIGH AC VOLTAGE) (10)
PD = POND + PSATD + POFFD (11 a)
p ~n
OND
P " П Q 1 ТSATD ~ u> yi LB
POFFD "0 (14a)
PD = PSR = PONSR + PSATSR + POFFSR + PDRIVESR b>
PONSR= ^ ******* (12Ь)
/ 5' 6 JB
R I * 1 0 0 X "
p = 0. 34 I (14b)SATSR В
POFFSR ~° (15b)
Г°"
36T
 5 . 6 i B t
PDRIVERSR~ f J 10 x 0. 36 Т X 1"° X ^ ^RIVE TRANSFORMER dt
= 0.111„ (16b)
W = (WL + Wc + WT) Kj + WQ + WD + Wp (17)
W + W = W». (LC FILTER WITH HIGH AC CURRENT), (18)
L С
where P = 1.5Р
Ш

Nomenclature
DLC
PL
PQ
PONQ
PSATQ
POFFQ
'DRIVE Q
TF
SATD
PSR
PONSR
PSATSR
POFFSR
'DRIVESR
w
W
w
K l
W
w
Q
D
SR
P
downlink converter efficiency
power loss in LC high ac current filter, watts
total transistor power loss, watts
transistor turn-on loss, watts
transistor saturation loss, watts
transistor turn-off loss, watts
transistor drive loss, watts
transistor fall time, seconds
transformer loss, watts
total diode loss, watts
diode forward loss, watts
total synchronous rectifier loss
synchronous rectifier turn-on loss, watts
synchronous rectifier saturation loss, watts
synchronous rectifier turn-off loss, watts
synchronous rectifier drive loss, watts
total downlink converter weight, pounds
transformer weight, pounds
capacitor weight, pounds
magnetic and capacitor packaging factor
transistor weight, pounds
diode weight, pounds
synchronous rectifier weight, pounds
part count package weight, pounds
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DETAILED CIRCUIT IMPLEMENTATION TRADEOFFS
System Tradeoffs
Independent Versus Interrelated Current Limits. Interrelated current
limits refer to a demand selection of local converter current limits based
on total charge or discharge power and number of operating ESU's. The
advantage of this design is that converter currents would always be
equal at any total current; system discharge efficiency would always
be optimum, and system thermal gradients would be minimum. The
disadvantage of limit interrelation is that transient load capability is
reduced and that reliability is reduced to the extent that failures can
propagate among ESU's. Conventional current monitor cross-strapping
reduces reliability since the current monitor of each ESU would be added
in series with the system reliability block diagram. Upgrading the reli-
ability of the ESU monitor with redundancy to minimize this reliability
reduction would add substantial ESU weight. A redundant operational
amplifier could be installed in the central control unit to sum individual
ESU current level signals and return an average reference signal to each
ESU for comparison and control. While preferable to conventional cross-
strapping, this approach still adds finite cable weight and connection
failure probability.
The disadvantage of independent current limit selection is that the
limit must be permanently established at the highest required value,
corresponding with maximum charge or discharge rate, and minimum
allowable surviving ESU's. Under normal operating circumstances
moderate to large current divergences are then possible, with resulting
system thermal gradients and reduction of discharge efficiency. The
advantages of independent limits are simplicity, maximum reliability
and constant maximum available transient overload capability. This is
the selected design.
Dissipative Shunt Versus Shunt Switch. The dissipative shunt
selected for the baseline circuit represents standard TRW technology.
Reliability of the power element exceeds 0. 9999 for 6 years as a result
of series-parallel redundancy. Weight ranges from 4 percent of solar array
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weight for a spherical body"mounted solar array to 7 percent for a paddle"
mounted array. The additional parts required for redundancy contribute
little to the SEA weight, but do add frequency stabilization difficulty owing
to large gain variations between normal and failure mode operation. The
selection of a tapped shunt regulation point to minimize shunt dissipation
and weight also limits the regulation range of the shunt. It is typical
design practice to rely on battery clamping action rather than shunt regula"
tion to limit the output voltage of a paddle"mount array immediately after
eclipse when the array temperature is minimum and output voltage
maximum.
Converter Circuit Design Tradeoffs. Several circuit types were
evaluated prior to the selection of the single"ended energy storage circuit
for the baseline converter circuit design. These circuits are reexamined
below for a specific MESAC configuration, the 24"hour synchronous orbit
application of the 20 AH cell, six cells in series with 8 kHz conversion
frequency. The configuration of the single"ended energy storage circuit
is also varied to consider the effects of increased inductance and a double"
ended modification. In general, the weight and efficiency differences
between candidate circuits are too small to be of major significance and
the decision to implement one circuit over another is partially based on
reliability consideration, part count, and ease of implementation.
Pulsewidth Downlink Regulator. A pulsewidth downlink regulator
has a slight weight advantage over the energy storage converter since it
requires only an output filter inductor rather than an inductive transformer.
However this weight advantage is more than offset by the requirement for
an input filter capable of attenuating additional induced ripple current
corresponding with the ratio of bus to battery voltage, or 3. 5. Transistor
turnoff loss P is increased by a factor of
f
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and transistor failure rate are both increased by a factor of 6. 0,
because peak transistor current equals peak output current, without the
benefit of impedance transformation provided by a transformer.
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Push"Pull Downlink Converter. The push"pull downlink converter
provides efficiency and weight virtually the same as those of the baseline
circuit modified to a double"ended configuration, neglecting a slight
weight disadvantage resulting from separation of transformer and
inductor functions into separate parts. Implementation of current drive
requires particular design care to preclude saturation of the ungapped
power transformer; this is considered an inherent weakness compared to
the baseline circuit.
Boosting Uplink Converter. A boosting auto transformer uplink
converter has a slight weight advantage and a theoretical efficiency
advantage over the baseline uplink modified to a double"ended configura"
tion. For the selected comparison configuration, transistor turn"off
loss is decreased by the ratio of transistor turn"off voltage to comparable
baseline voltage, or,
2Е
в
= 0.6
But this loss reduction applies only at the battery voltage selected as
minimum discharge voltage.
Assuming a reasonable design safety margin is applied, total
losses may actually increase at nominal battery discharge voltage, when
battery current is conducted during transistor off time through an 1. 0 volt
bypass diode voltage drop versus an 0. 5 volt transistor voltage drop.
Transformer weight is decreased 40 percent by the auto"transformer
connection; but the weight of a separate inductor holds the total magnetic
weight decrease to approximately 20 percent. The boosting uplink
converter has the distinct disadvantage of a direct diode connection
between the battery and bus which would require special failure mode
protection or inefficient series diode redundancy. While this would not
normally disqualify the circuit, it was felt that the implementation
problems were more severe than those of the energy storage converter.
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Push-Pull Uplink Converter. As with push-pull downlink converter
considerations, weight and efficiency are virtually the same as those of
the baseline circuit modified to a double-ended configuration. Increased
difficulty of proper current drive implementation is considered an
inherent design weakness compared to the baseline uplink.
Baseline Circuit Modifications. The foregoing review of other
circuit approaches indicates that the baseline circuit selection is sound.
It is now worthwhile to investigate minor modifications of the selected
energy storage circuit while still retaining its tolerance of moderate dc
bias.
Selection of Optimum Inductance Value. The value of the baseline
inductance was selected to be the minimum value capable of maintaining
inductor current above zero when the converter operates into maximum
rated load. Rationale was that minimum inductor weight consistent with
regulation capability would result in minimum total converter weight.
Considering that power transistor failure rate is proportional to the
number of parallel chips required to provide the selected 0. 5 vdc maxi-
mum VDC (SAT) at peak collector current, and that transistor failure
rate represents a substantial part of total ESU failure rate for higher
rated MESAC systems, the effects of increased inductance and reduced
peak currents are investigated.
For an uplink converter inductance increase of 100 percent and
core and copper weight held constant, it may be shown that the transistor
failure rate is reduced 25 percent, copper losses are decreased 21 per-
cent, and capacitor weight is reduced 10 percent. It is concluded that the
inductance selected for the baseline circuit should be increased approxi-
mately 100 percent. It may be noted that further inductance increase,
pays diminishing returns and eventually increases weight or losses; there
is undoubtedly an optimum range for each specific MESAC system.
Single Versus Double-Ended Configuration. A double-ended energy
storage converter consists of two single-ended units which share a com-
mon output filter capacitor. Double-ended reconfiguration of the baseline
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uplink circuit, keeping efficiency constant, results in the following major
changes:
• Weight of power parts is reduced 25 percent as the result
of 50 percent filter capacitance decrease.
• Weight of small parts is increased 0. 1 pound since individual
drive circuit part count is doubled.
• Failure rate of small parts is increased approximately 30
percent.
The double-ended circuit is clearly a strong candidate for high power
MESAC systems. If the weight of the uplink converter exceeds 1. 2 pounds,
part of the filter weight saving can be used for a redundant drive circuit.
The net result would be lower weight and equal or better reliability.
Degree of Control Centralization
The basic control functions which are performed by the central
control unit and by the local ESU's are as follows:
Central Control Functions:
1) Measurement of the bus voltage error, and generation
of a control signal for distribution to the ESU's.
Local Control Functions:
1) Current limiting
2) Termination of charge upon receipt of a "full charge"
signal from the auxiliary electrode
3) Variation of the power output of the up or down converters
in response to the control signal.
The nature of the control signals, and the degree of localization of the
oscillator(s), modulator(s) are not inherent in the MESAC design and
are therefore subject to further tradeoffs.
Maximum Control Centralization
At one extreme, maximum control centralization may be used.
In this form, a redundant central oscillator is used to provide the fre-
quency excitation, and a central modulator is used which, in response
to the bus voltage error signal from the central control unit, produces
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a variable pulsewidth signal which is distributed to all ESU's used to
control the switching on-off times of all of the ESU's uniformly.
This control system eliminates or minimizes local differences in
control system gain, and produces the greatest degree of inherent current
sharing in both charge and discharge, the sole divergent influence being
the differences in battery voltage. However, it necessitates the develop-
ment of internally redundant oscillator and modulator circuitry. In addi-
tion, it also requires the addition of a local pulsewidth signal modulator
for implementation of the local current limit function and of the charge
control function, thus duplicating the redundant central modulator with
a nonredundant local one (see Figure 23).
Modulator Decentralization
Since in the system of Figure 23 the local modulator can readily
combine the control functions of current limiting, charge control, and
bus voltage control, it is possible to reduce the total part count by elimi-
nating the central modulator entirely, distributing an analog dc signal to
the local modulators at the penalty of some nonuniformity of bus voltage
control gain between the several energy storage units. This will tend to
result in poorer sharing of current on both charge and discharge, and
in a lessening of a tendency of the battery currents to converge. It does,
however, result in a significant reduction in the part count (and therefore
the weight) of the central control unit (see Figure 24).
Oscillator Decentralization
A further savings in part count may be achieved by utilization of
circuit designs which combine the functions of the oscillator and modulator
in a single circuit. By use of a variable-frequency astable oscillator
with a constant ON time, and a variable OFF time, the oscillator and
modulator functions can be combined, for further part count reduction.
The frequency of operation of each of the energy storage units is con-
trolled by the OFF time, decreasing with decreasing current until the
converter or regulator is completely turned off when the current reaches 0
(see Figure 25).
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SECTION III
MESAC BREADBOARD
SELECTED BASELINE DESIGN
The schematic diagram of the selected baseline design is shown
in Figure 18 (CCU) and Figure 19 (ESU). Significant features affecting
baseline weight and reliability data are:
• A central CCU oscillator versus local ESU oscillators
to minimize ESU weight
• ESU control by a magnetic amplifier, in which CCU and
local current limit and charge control inputs are mixed.
Magnetic amplifier excitation is supplied by the central
oscillator, leading to constant frequency, variable ON/
OFF time ratio control of ESU converter.
• Current limit control by means of negative feedback after
a preset limit is exceeded
• A transformer-coupled energy-ladle configuration for
both uplink and downlink converters. An advantage is
flexibility of transformer turns ratio, and hence flexi-
bility in transistor current and voltage ratio. A dis-
advantage not thoroughly appreciated in December 1958
is the practical difficulty of designing an uplink con-
verter with acceptably close primary-secondary coupling.
• Inductance equal to minimum value capable of maintain-
ing inductor current above zero, during operation into
maximum rated load impedance.
EVOLUTION OF SELECTED BASELINE DESIGN INTO
FINAL DEVELOPED SYSTEM
Local Timing Core
The central oscillator was changed to a local oscillator or "timing
core" in the detail design of April 1969, discussed April 1969 during the
trip made to NASA by TRW personnel, and both control and current limit
functions were incorporated into this oscillator. Constant frequency
operation was changed to a virtually constant ON time, and an OFF time
controlled by the central control signal and a local feedback signal.
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An advantage over the previous design was improved current limit
accuracy, resulting in less oversizing required for the power transformer
and power transistor. Another advantage was improved current limit
response time. OFF time was maintained until transformer current de-
cayed to a preset level, providing a controlled current level at the begin-
ning of the next ON time.
All- Electronic .Control
Making use of tradeoff studies just performed in another TRW design
area for another project, the April timing core approach was replaced by
a combined Schmitt Trigger astable multivibrator control for uplink and
downlink converters in May 1969. The astable provided a fixed OFF time
directly, and a variable ON time as determined by a synchronizing signal
provided by the Schmitt Trigger. Schmitt Trigger input was the central
control signal mixed with a current limit signal.
Advantages of this approach over the timing core design were as
follows:
• Electronic control provided faster rise time resulting
in more efficient power transistor switching
• Modification of ON time by the current limit signal
allowed zero design margin for the power transformer
and transistor since ON time was terminated precisely
at part rating.
Inductor for Uplink
Lack of unity coupling between primary and secondary windings of
the power transformer caused severe switching dissipation in the uplink
converter and inability to load output up to power rating. Careful trans-
former design and manufacture failed to reduce this leakage inductance
to an acceptable level. Power conservation circuits were considered in
an effort to store and release the above dissipation at appropriate times
during the switching cycle. However, considerable complexity was intro-
duced by those conservation circuits, and conservation itself was imperfect
in this difficult low-voltage, high-current circuit application.
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Since no system considerations precluded battery grounding, a
simple expedient was selected. The inductive power transformer of the
uplink converter -was replaced with a single-winding inductor in the final
power circuit configuration, and the leakage inductance problem was cir-
cumvented for the uplink.
Fixed ON Time
The ON time was next made fixed and the OFF time variable to
provide explicit OFF time control and eliminate spurious OFF time
termination by noise.
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FUNCTIONAL DESCRIPTION OF FINAL DEVELOPED SYSTEM
A block diagram of the MESAC system is shown in Figure 26.
It consists of the following building blocks:
(1) Load bus error amplifier (LBEA)
(1) Uplink error amplifier (ULEA)
(1) Downlink error amplifier (OLEA)
(1) Central shunt error amplifier (CSEA)
(1) Central shunt regulator (CSR)
(3) Energy storage units (ESU's)
Each ESU includes one battery, one uplink converter (ULC), one
downlink converter (DLC), one current limiting circuit for each converter,
and one third electrode sensor in conjunction with the DLC.
There are three distinct modes of operation.
In eclipse, the ULC's provide the power to the load. Two of the
ULC's are sufficient to deliver 110 w full power. Each converter is current
limited in order to avoid excessive unbalance of the batteries due to
improper current sharing.
During this period the system is in its first regulation mode, and an
error signal E = A(ET „ - E ) appears at the output of the LBEA. WhereJ_i-D K.
ET „ is the load bus voltage, E_ is the load bus reference voltage and A isLiO K.
the gain of the LBEA. This signal E is compared to an uplink reference
voltage Ep. and another error voltage E. = A. (E - Ep . ) appears at the
output of the ULEA, controlling the OFF time of the ULC's, and thus the
load bus voltage is regulated. A. is the gain of the ULEA.
As the solar array (SA) output increases, similarly does the OFF
time of the ULC's, and the load current is now shared by both the SA and
the ULC's.
Finally the OFF time of the ULC's becomes infinity and the total load
power is provided by the SA alone. Under this condition the ULEA is
saturated and the load bus is no longer regulated by this loop.
This zone of no regulation occurring between two modes is called the
"guard band, " and can be specified in voltage: 20 ±10 mv.
ОFurther increase of the SA output power then permits the excess
power not required by the load to charge the batteries through the DLC's.
In this second mode of operation the load bus voltage ET „ first
must reach a new threshold value ER + E R ~/A. Above this value an error
signal, E_ = A_ (Ep? " E), acts on the inputs of the DLC's to create a
new regulation loop where ER? is the DLEA reference voltage and A_ is
the gain of the DLEA.
When E. „ reaches ER + ER? ,., at which time the DLEA error
signal E_ = A_(E
 2 " E) is zero, the DLC's are operating with the shortest
possible OFF time, at maximum charge current and possibly in a current
limiting mode.
A further increase of array output causes Ey R to exceed the shunt
threshold value of ER + ERV and an error signal A, (E " ER,) appears
at the output of the CSEA, which in turn provides an input current to the
CSR, thus completing the feedback loop for the third or shunt mode of
operation. A, is the CSEA gain, and ER_ the CSEA reference voltage.
ч __ ' Overlap of the downlink and shunt regulation is avoided by a second
guard band between the two modes which ensures that the DLC is fully on
before the SEA begins to turn on.
The three error signals E . , E_, and E,, are shown in Figure 27 in
relation to E and the load bus voltage E „. Only one feedback loop,j_ijj
involving one of the error signals E, , E_, or E,, is in an active mode at
one time.
The function of the third electrode sensor associated with each bat"
tery is to terminate charging whenever the third electrode voltage reaches
100 ±30 mv.
Uplink Converter
Loop Function
Further details of a typical ULC are shown in Figure 28. It is
basically a boost converter with voltage ratio determined by the ON time
t and OFF time t ,, of the transistor switch S.
on off
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Relevant current waveforms are shown in Figure 29 for a steady"
state condition in the active region of the uplink feedback loop when the
error voltage from the ULEA is E. . The ULC is delivering an average
current I,, from the battery.
During the switch ON time t , the instantaneous current i through
the switch is given by:
where
E = battery voltage
L = inductance
I
n
 = average load current
IR = average battery current
The basic relation of IT, to I» is:Jo U
X0 'off
An equivalent relationship exists between the load bus voltage E
and the battery voltage E •
LB
l + r " ( 3 )
B *off
Functional Description of a Typical ULC
The detailed circuit of the ULC and its drive circuitry is shown in
Figure 30.
Equation (2) gives the required maximum on"off ratio as:
*оп _
 ELB
'off' EB
for Е„ = 6 v and E"B = 27 (see Section IV, paragraph 3 for the choice of
the numbers).
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off
t ,, = 0.286 toff on
Since t is constant and t ,, is controlled by the feedback loop ofon off J ^
the regulator:
0.286 t < t ,, <coon off
throughout the operation of the ULC.
The main power switch is Q. .
To maintain maximum, efficiency, current feedback drive is used for
Q. through transformer T. . The feedback turns ratio N_/N. must be large
enough to keep Q, in saturation during t • A square-loop core material
is chosen for T. to give minimum leakage inductance, and therefore sharp
S~\ transitions between the two switch states.
Turn- on is initiated when Q. n, the output of the astable oscillator,
switches on. This is differentiated by C~ to provide a turn-on current
pulse to Q-, which saturates, thereby applying the battery voltage ER
across N_ . A positive voltage E_.(N, /N,) is then applied to the base of Q. ,
which is sufficiently greater than the normal V-njrfmsn (base-emitter
voltage in the ON condition) to ensure rapid turn-on. As the current drive
pulse to Q__ decays, the positive current feedback from N? to N. maintains
Q1 on.
Throughout the ON time, Q? and Q. are off, and t
volt- seconds per turn are stored in the core of T. , which must not satu-
rate during t available from the astable oscillator.on
Turn-off of Q. is initiated when the QQ switches on. This is differ-
entiated by C, to provide a turn-on current pulse to Q., which saturates,
thereby applying the battery voltage E_. across winding N.. A low-
impedance turn-off drive is applied to the base of Q. to withdraw the stored
C~) base charge and to cause sharp turn-off.
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As soon as Q. turns off, the (negative) base current falls abruptly
to zero, and Q. must supply only the reset magnetizing current in N..
Since t ^тэтг/птчгУ^'1 v°lt"seconds per turn were previously stored,
the reset time t is given by:
*r
EB _ *опУВЕ(СЖ)
or
t = t ^ ~~1~„
 (5)
г onN 4 EB
The reset time t must be less than the OFF time t .., to ensure
r off
that T. is indeed reset; otherwise T will eventually saturate in the other
direction and will prematurely terminate the ON time. This condition
places an upper limit on the turns ratio N . / N . :
N. t ,, E_, E?,4
 < off В В .,
N f V ~ ( F " К ^ V * ° '
1 on BE(ON) l LB B; BE(ON)
During T. reset, the reverse voltage applied to the base of Q. is
E "fN./N. ) and this must be less than the reverse base"emitter breakdown
voltage, BVRER' Hence there is also a lower limit on the ratio N . /N :
N4 EB
Nl BVBER
Consequently, N . / N . must be chosen in the range
v
^B' VBE(ON)
At the end of the reset time t , less than the OFF time t ,„, the
г off
core saturates and the voltage across all windings collapses. Because of
the reset magnetizing current previously flowing in N., the voltage does
not collapse to zero, but tends to overshoot in the opposite direction. The
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function of Q_ is to prevent the resulting premature turn-on Q. at the end
of the reset time t ; Q2 is on throughout the OFF time t ,,, and the reset
overshoot voltage is clamped by CR_.
Resistor R5A is included to ensure that Q. continues to provide the
reset current to N. while remaining saturated.
The circuit consisting of Q, . , Q1?, Q ,o i and Q.. is a collector-
coupled astable multivibrator. The constant on-time (t ) portion of the
cycle is determined by the RC product of R_, ., R9,_, and C,: t = 0. 69£*jj\ £j D Q ОП
x (R?o . + R;MR^ ^ h' Adjustment of t is available by potentiometer R,.,..
The controlled OFF time of the cycle is fixed by the product of C_
and R,.. in series with the impedance of Q_.
If there is no voltage input either from the ULEA via CR0, or from
о
the current limiting via CR_, the astable runs with the shortest OFF time
t ,
e
 0.3 t , due to the biasing arrangement of Q_ in connection with the
oil on i
circuits of QC and Q/.. The adjustment of the OFF time is done by poten"
tiometer Roc"
The error signal from the ULEA provides a reverse bias to the
emitter of Q,. which reduces the base and collector currents of Q/ and
о b
Q_, thereby causing the increase of the impendance of Q? and the OFF
time of the astable. The length of the OFF time is proportional to the
voltage level from the ULEA.
For an input voltage greater than 4 volts, Q, and Q_ are reverse
biased and the astable oscillator is off.
The current limiting circuit consists of current transformer T_,
CR/, C4 and "set"in"test" resistor R,_.
R,_ is adjusted so that for a battery current greater than 13. 5 A,
a reverse bias is applied to the emitter of Q/ through CR7, which causes
an increase of the OFF time of the astable oscillator and thereby the
current limiting of the ULC.
Downlink Converter
Loop Function
Further details of a typical DLC of Figure 26 are shown in Figure 31.
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It is basically a buck"converter, with the voltage ratio determined
by the relation:
Е
та
 N
c
 t
В S on ,Q.P' " = NT — 7 " 1°'
•"т r> "N t ,,LB p off
Relevant waveforms of the currents and voltages are shown in
Figure 32 for a steady" state condition in the active region of the downlink
feedback loop, when the error voltage from the DLEA is E7.
Functional Description of a Typical DLC
The detailed circuit of the DLC and its drive circuitry is shown in
Figure 33.
A functional description of the circuits in the DLC, identical to that
of the ULC, is omitted here and a reference is made to paragraph 2. 2
for details.
The downlink is used as a buck converter with a power transformer
having a 1:1 turn ratio.
For ET R = 27 v and ER = 7. 5 v, equation (B) gives the required
on "off ratio:
*on _
 EB _ 7. 5
т " " "^ " " "77" = 0. <Z78
*о££ ELB 27
t = 0.278 t ,.on off
The reset time t is given by equation:
*r ELB = *оп VBE(ON)
or
 N V
_4 BE(ON)
*r
 =
 *on N
Оt must be less than the OFF time t .., to ensure that T. transformer
r off 1
is indeed reset. This condition places an upper limit on the ratio N /N :
N4 . 'off ELB ELB .
N t V ~ E V1N1 on BE(ON) В BE(ON)
During T. reset, the reverse voltage applied to the base of Q. is
ET о (N 4 /N A ) , and this must be less than the reverse base"emitterLjD 1 тс
breakdown voltage BVR V R. Hence there is also a lower limit on the ratio
N./N,
'г
N4 ELB
Nl B VBER
Consequently, N./N, must be chosen in the range:
ELB N4
E V N F V
* BER 1N1 ^B BE(ON)
О
The basic function of the downlink astable multivibrator is the same
as that of the uplink, except the OFF time control circuit has an additional
input from the third electrode sensor (TES).
The TES, consisting of an operational amplifier, is a level detector
which receives an analog input from the third electrode of the battery
and provides a digital voltage through VR?, R"JQ. and CRq to the emitter
ofQ6.
R4_ is a "set"in"test" resistor, which adjusts the threshold voltage.
Resistor R4_ is an adjustment of the hysterisis; resistor R., is a gain
adjustment.
The current limit of the DLC is set for a maximum battery current
of 9. 3 A by resistor Ro7.
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Central Control Unit (CCU)
As it can be seen from the block diagram of Figure 26, the CCU
consists of four error amplifiers: load bus error amplifier (LBEA),
uplink error amplifier (ULEA), downlink error amplifier (DLEA), and
shunt error amplifier (SEA).
The LBEA compares load bus voltage to reference voltage and pro"
vides a proportional error output.
To implement reliability requirements, a binomial 2 of 3 circuit
redundancy is selected.
In channel A of the three"channel error amplifier (Figure 30), the
differential amplifier Q"». compares bus voltage, divided down by R2 0 1»
R , and R 2 nV
 with reference
 voltage VR~ . The output is amplified
by the complementary pair Q2n2 and Q?n, and applied to the input of the
majority voting gate (MVG) together with channel В and channel С out"
puts. This arrangement ensures that the output is unaffected by any
signal part failure in the circuit.
The MVG consists of three parallel strings of two series"connected
transistors. The six transistors are driven by the three error amplifier
circuits so that each transistor in a string is controlled by a different
channel. Should any circuit fail, so as to open those transistors which
it controls, at least one of the three strings will still control. Should
any circuit fail so as to cause a shorted transistor, the remaining trans"
istor in that string will limit current. The current through the three
strings of the MVG circuit is summed in three parallel resistors, and the
output is taken as a voltage drop across the resistors. This output volt"
age controls all the other three error amplifiers sequentially.
When it exceeds the reference voltage E_. , as shown in the block
diagram of Figure 26, the ULEA becomes active. In channel A of the
three"channe l circuit, C». compares the input with the reference VR401'
Output is amplified and then applied to the input of the majority voting gate
(MVG) together with channel В and channel С outputs.
The MVG of the ULEA is basically the same as that of the LBEA;
therefore its further discussion is omitted here.
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It can be seen from the transfer characteristic of Figure 27 that
the positive slope of gain A, of the ULEA begins at ED + E D , / A and ends1 XV. i\ 1
at the saturation of the amplifier.
The load bus voltage Ey R must exceed Ep + E R _ / A in order to
control the DLEA. This voltage is greater than load bus voltage the ULEA
saturates at; therefore a guard band exists where neither amplifier is opera"
tional in the feedback loop.
Break point voltage E'R? is provided by a zener" resistor circuit,
such as Vr>
r n i in series with R c _ 0 > in each channel of the three"channelKDU I o(jj
single ended amplifier. MVG of the downlink, driven by Q("n<' ^кп?' anc^
Q ,, contains three parallel strings of two series"connected transistors
just as in the ULEA.
The negative slope of A? of the downlink transfer characteristic is
traversed by the decreasing conduction of the transistors corresponding
to the increasing voltage from the LBEA. The break in the slope occurs
at ET „ = E + E /A, when the transistors stop conducting./~*\ LiD R Kt
The active region of the downlink is followed by another guard band
between ED + E _/A and E + E _/A . E _ is the reference voltage ofK. t\J Jt\
SEA, which is greater than E_
 0. When it is exceeded, the positive sloperC£
of A- is traversed.
The basic circuit arrangement of the SEA is the same as that of the
ULEA, having a binomial 2 of 3 circuit redundancy. The output provides
a proportional control signal to the central shunt regulator (CSR).
Central Shunt Regulator
The central shunt regulator (CSR), consisting of one power, one
driver, and one subdriver stage, draws shunt current to limit the load
bus, when the solar array output power is greater than the load and
charge power.
The power stage contains three parallel strings of two series-
connected transistors. Each string is capable of handling more than 3. 5 A
of shunt current. The circuit redundancy assures that a component failure
C/ in any of the strings does not affect the operation of CSR.
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The input current from CSEA is amplified by both the driver and
subdriver stages to provide a proportional current signal to the base
circuits of the power stage. Both drivers are quad" redundant.
MESAC SYSTEM TEST DATA
MESAC system test data included in this section consist of the
following tables and graphs:
1) Load Bus Regulation (Table 1)
The maximum load bus change AEL B(max) under various
modes of operation is less than 40 mv.
2) Ripple Amplitude Versus Operation Mode (Table 2)
The maximum ripple (180 mv) occurs in discharge with
two ULC's providing the full load power.
3) Converters Current Limits (Table 3)
The current limits of the ULC's and DLC's are 13 5 +o Q
and 9. 1 ±0. 2 A, respectively. • "u. V
4>
 ГГаЫ
1 ei4)Y VerSUS ^риг Voltage for Uplink Converters
The efficiency is maximum at nominal load.
5) £?V;ience Versus Output Current for Downlink Converters( Table 5)
The maximum also occurs at nominal load.
6) Transient Response (Table 6)
The data was tabulated from the pictures shown in MESAC
Data Sheets. It can be seen that the transient recovery
waveforms are underdamped and thereby the system is
marginally stable for the designated conditions. The
recovery time is defined for measurements in the test as
the time required for output voltage recovery to within
0. 3 v of the nominal voltage following a. step change in
load current. Б
7) Battery 2 Voltage VB2 and Battery 2 Current IB9 VersusSimulated Orbit Time B£
Although test was conducted on all three batteries, only one
plot of a typical battery was obtained.
All measurements were taken at room temperature per the MESAC
test procedure and the information was first entered into the data sheets
and then transf ered to the tables above. Data sheets are shown in
Appendix Ц, Data Sheets.
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MESAC TEST EQUIPMENT LIST
Equipment used on MESAC:
VLB: Cubic Model V-top-S/N 250PS
SEA Output: Triplet 630NA-S/N 218
Uplink E. A. Output: Triplet 601-S/N 51241
D/L E. A. : Triplet 630NA-S/N 664
VB1: H. P. 3439-S/N 589
VB2: Cimron 7500A-S/N 4112
VB3: Cimron 7200A-S/N 3991
3rd E. S. No. 1: Triplet 630NA-S/N 51308
3rd E. S. No. 2: Triplet 630NA-S/N 047360
3rd E. S. No. 3: Triplet 601 -S/N 051 242
I No. 1: H. P. 428B-S/N 00911
L, No. 2: H. P. 428B-S/N 2003Bat
,
Jj3.t
No. 3: H. P. 428B-S/N 01-182169
Table 1. Load Bus Regulation (E versus IT )Lit* Li
Operating Mode
Discharge, normal
Discharge, failure
Discharge, normal
SA = load
Charge normal
Shunt normal
Shunt normal
Load
Heavy
Heavy
Light
Heavy
Heavy
Heavy
Light
ELB<V>
26. 90
26.90
26.90
26.93
26. 92
26. 93
26.94
IL(A)
4. 2
4. 2
0.3
4. 2
4.2
4.2
0. 27
Comment
No battery
currents
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Table 2. Ripple Amplitude versus Operation Mode
Operating Mode
Discharge, normal
Discharge, normal
Discharge, failure
Charge, normal
Shunt, normal
Shunt, normal
Load
Normal
Light
Normal
Normal
Normal
Light
IL(A)
4. 2
0.3
4. 2
4. 2
4. 2
0. 27
Ripple (mv)
(P - P)
150
100
200
80
90
No measured
ripple i
Table 3. Tabulation of Current Limits of
the Converters
Operating Mode
Discharge
Discharge
Discharge
Charge
Charge
Charge
Converter
Uplink 1
Uplink 2
Uplink 3
Downlink 1
Downlink 2
Downlink 3
IB1 (A)
13.4
9.3
IB2 (A)
12. 6
9.1
IB3 (A)
14. 1
9.3
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Table 4. Efficiency versus Input Voltage for
Uplink Converters
Converter
Uplink 1
Uplink 1
Uplink 1
Uplink 1
Uplink 1
Uplink 2
Uplink 2
Uplink 2
Uplink 3
Uplink 3
Uplink 3
Uplink 3
Uplink 2
Uplink 2
Uplink 2
Uplink 2
V:N (V)
6.29
6.1
6.0
5.88
5. 80
6.34
6. 30
6.20
6.39
6.30
6.20
6.10
6.30
6.20
6.10
6.30
*IHW
11.4
11. 9
12.2
12.7
12.9
10.8
10.9
11.1
10.8
11.0
11.4
11.6
6.8
7.0
7.1
0.96
I L (A)
2
2
2
2
2
2
2
2
2
2
2
2
1.32
1.32
1.32
0.13
Efficiency
(percent)
75. 0
74.2
73.5
72. 0
72. 0
78.7
78.3
78.1
78. 0
77.7
76.1
76.1
83.2
82.2
82.2
58. 0
Load
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Nominal
Nominal
Nominal
Minimum
Note- V = V V V' IN Bl' VB2' VB3
IN ~ Rl * R?' R4
IT = I. are the corresponding symbols in the data sheet.
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Table 5. Efficiency versus Output Current for
Downlink Converters
Converter
Downlink 1
Downlink 2
Downlink 3
Downlink 1
Downlink 2
Downlink 3
Downlink 1
Downlink 2
Downlink 3
VIN(V>
26.93
26.94
26.94
26.93
26.93
26.93
26.93
26. 93
26.92
:
ш
 (A)
3.8
3.5
3.75
1.43
1. 60
1. 60
0.76
0.88
1. 10
I 0 (A)
9 "2
8.7
9.4
4.0
4.0
4. 0
2.0
2. 0
2.0
Efficiency
(percent)
66.6
71.2
69.0
74. 9
68.2
66.4
69"2
60.5
47.7
Load
Maximum
Maximum
Maximum
Nominal
Nominal
Nominal
Minimum
Minimum
Minimum
Note: VIN
I
IN
X0
= VLB'
= I,SA'
ID".» JDO»151 DC.
data sheet.
are tne
 corresponding symbols in the
Table 6. Table of Transient Response
Operating Mode
No SA, normal
No SA, normal
No SA, 1 failure
No SA, 1 failure
W/SA, no shunting
W/SA, no shunting
W/SA and shunting
W/SA and shunting
Maximum
Peak
(volts)
1.5
1.2
1.2
2.8
0.3
0.4
0.5
0.75
Receiving
Time
(msec)
30
120
20
40
"
1
20
15
Load Change
(ohms)
14 —6.5
6.5 —14
14 "6.5
6.5"14
14 "6.5
6.5 —14
14 "6.5
6.5 ^14
Comment
Marginal stability
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SECTION IV
DISCUSSION OF POSSIBLE IMPROVEMENTS
It seems to be appropriate to point out, before going into the details
of possible improvements, that it is TRWs contention that the MESAC
concept, as well as its implementation, has useful applications and
deserves further attention.
Considering that the major task was to focus on the realization of the
basic concept rather than on details, the optimization and worst-case
design were beyond the scope of the job.
If the deficiencies are listed in sequential order of importance, the
system stability is first.
1. Although for most operating modes the MESAC system is stable or
marginally stable, some low-level oscillation may occur. In those few
cases where oscillation was observed, the amplitude was low enough
not to affect the regulation or ripple.
The stability of the system should be improved if the converters were
changed from a constant ON time to a constant frequency operation. The
main difficulty with the constant ON time approach is that for good
stability, the crossover frequency of the loop gain must be lower than
the switching frequency of the converters, which during regulation at low
power (corresponding to increasing OFF time) actually approaches zero.
With a constant frequency approach, however, the slopes of the gain curve
and the crossover would be better controlled. Therefore, both the stability
and the transient response of the system should improve.
The change-over would require a. complete redesign of the astable
multivibrator and its control circuit; no change would be necessary in the
converter power stages.
2. The efficiencies of the converters are not optimized. Substantial
power is dissipated in the protective zener VR1 of the DLC, which accounts
for lowering the efficiency about eight percent.
Use of the zener was required because of switching spikes exceeding
the collector-emitter breakdown voltage of Q..
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This problem could be solved by replacing the power transistors
with high voltage ones.
3. The maximum boost ratio Е
т
 ~/E_ of the ULC is not high enough
LiD D
to ensure regulation voltage E, = 28 v at E = 5 v. The basic limitation
is due to the reverse base"emitter breakdown voltage BVR F R of Q..
N . / N . of T. must be chosen so that the negative going base voltage does not
exceed BVBER. Thus:
N4 EB(max) _
Nl EVBER
But N H / N . also has an upper limit determined by the saturation require"
ment during OFF time:
*4 <ELB " EB> VBE(on) Q, '
with EB = 5 v and E, B = 28 v.
The two inequalities cannot be satisfied simultaneously; consequently
E T T , = 2 8 v i s unobtainable at E,", = 5 v.J_i JJ Г5
A possible solution is to use Darlington connected transistors in
place of Q. which would permit decreasing the ratio of N./N..
4. The charge control operation is not satisfactory. The third
electrode sensor should be complemented by an overvoltage sensor or a
voltage limit to protect the battery against over "voltage.
5. Optimization of the magnetics for minimum weight and size is
required to obtain the best power"to"weight ratio.
6. Worst "case analysis of the MESAC system should be completed
for environmental extremes, including normal and failure mode analysis,
stability, and transient analysis.
7. The worst"case analysis should be compared with the test results
obtained for the same operating conditions to verify accuracy of the design
techniques.
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MESAC TEST PROCEDURE
I. Performance Characteristics
A. Discharge
1. Normal Operation, Full Load
a. Initial conditions, batteries fully charged
R = 6. 5fi
All converters on
b. Measurements, V,
 R " DVM
Photo of ripple
VLBEA' VULEA' VDLEA' VCSEA " VOM
V V VVB1' B2' B3
v
n •
 v<~ • photo (one unit only)
BQ1 CQ1
2. Normal Operation, Light Load
a. Initial conditions
Continue from above except RT = 100J2±j
b. Measurements
Same as above
3. Failure Mode, Full Load
a. Initial conditions
Continue from above but with RT = 6. 5 and one
converter disabled
b. Measurements
Same as above except no V^ and V~ photos
BQ1 CQ1
4. Current Limit
a. Initial conditions
Continue from above with RT = variable
b. Measurements
Disable two converters and adjust load so that
remaining converter current limits; record
V , V "D V M
x"x Lb В
IL, IB " meter
Repeat for other two converters
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В. Solar Array, Load
1. Normal Operation
a. Initial conditions
All converters on
R = 6. 5П
b. Measurements
V T T , " DVM, photo of rippleLiB
v v v V VOMVLBEA' VULEA' VDLEA' CSEA
VB1' VB2«
'
 1SA ~ meter
Verify all converters off " scope
C. Charge
1. Normal Operation
a. Initial conditions
All converters on
RT = 6. 5ПXj
Max ISA
b. Measurements
VT „ " DVM, photo
V V V VVLBEA' VULEA' VDLEA' VCSEA
VB1' VB2' VB3 " DVM
Х
В1* JB2' IB3* 1L' X ' ' ' " meter
V,, , V^, " photo (one unit only)
BQ1 CQ1
2. Current Limit
a. Initial conditions
Reduce load and/or remove conterters to
demonstrate current limit on each DL
b. Measurements
VLB« VB " DVM
"
 meter
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D. Shunt
1. Normal Operation
a. Initial conditions
DL's off as required to give shunting
RT = 6. 5, I,,. = maximum
b. Measurements
VT 0 " DVM, scope photoLiD
lb' Ъ 'в» 'SA' :SH " meter
VB,s " DVM
VLBEA' VULEA' VDLEA' VCSEA
2. Full Load Operation
a. Initial conditions
All DL's off, RT = 100
I". = maximum.
b. Measurements
V,B " DVM, photo
XL* ^H' 1SA
VLBEA' VULEA' VDLEA' VCSEA
E. Charge Control
1. Normal Operation
a. Initial conditions
All batteries 'discharged as required
b. Measurements
At trip point for each battery:
v VV3E' VB'
II. Efficiency
A. Uplinks
1. Full Load
a. Initial conditions
One at a time
Disconnect downlinks
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b. Measurements at three different VD,D з
1IS VLB' 1B' VB' JCCU
2. Nominal Load
Same as above but RT =20J_i
Do for one unit only
3. Light Load
Same as above but RT = 300j_/
Do for same unit as above
B. Downlinks
1. Full Load
a. Initial conditions
One at a time, uplinks off
R and I as requiredL
b. Measurements
T V Т V ТLb' LB' B' B' CCU
2. Nominal Load
Same as above, but I_ = 4 aD
3. Light Load
Same as above, but I_ = 2 a
D
III. Time Response
A. With No Solar Array
i. Normal Operation
a. Initial conditions
All converters on
RT = 6. 5ПJ_i
b. Measurements
V ' I , VB, , IB, before and after changing
R from 6. 5 to 14S2; VT on scope during " photoLi
Repeat for R, = 14 "* 6. 5
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2. Failure Mode; repeat with two converters only
B. With Solar Array
1. Normal Operation
a. Initial conditions
All converters on, all batteries charging
R = 6. 5П
L
b. Measurements
VLB' Ws' W '' I be£ore and
changing RT from 6. 5 to 14S2; VT R on scope
during - photo
Repeat for RT = 14 — 6. 5П
J_*
2. Charge/Shunt
Repeat with DL's off as required to have shunting
before and after both
,"^ IV. Simulated 100 Minute Orbits
A, Initial Conditions
All batteries fully charged
All converters on
R " 6. 5S2
B, Measurements, every 10 minutes
V T I VLB' . ' B's' B's'
C, Timing
t = 0 •
t = 40 min
t = 100
t = 140
t = 200
min
min
min
ISA =
XSA =
I =
I =
IOA =
0
max
0
max
max
О
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DISC FILE, MER"O
BATTERY RELIABILITY
VERSUS TIME AND
NUMBER OF SERIES
CELLS
PROGRAM/REAMX/
CENTRAL CONTROL
RELIABILITY VERSUS
TIME
PROGRAM/REAMX/
ESU ELECTRONICS
RELIABILITY VERSUS
TIME
OUTPUT: CELL AND BATTERY RELIABILITY
VERSUS TIME AND NUMBER OF SERIES CELLS
PROGRAM
/MESREL/
OUTPUT: MESAC RELIABILITY
VERSUS TIME
NUMBER OF SERIES CELLS
NUMBER OF UNITS REQUIRED
NUMBER OF UNITS INSTALLED
(FINAL
' PRINTOUT
MESAC RELIABILITY CALCULATION FLOW DIAGRAM
Figure 3. MESAC Reliability Calculation Flow Diagram
Z
LLJ
у
u_
INPUT VOLTAGE
4.8 9.6 14.4 19.2 24.4 28.8
NUMBER OF CELLS
Figure 4. Efficiency of Uplink Versus Number of
Series Cells Frequency as Third Variable
Synchronous Orbit, 6 A"Hr Cells, 70% DOD
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шU
4 8 12 16 20 24
NUMBER OF CELLS
Figure 5. Downlink Efficiency Versus Number of
Series Cells, 6 A"Hr, 70% DOD
Synchronous Orbit
(ЗА)
CONVENTIONAL
1 REQUIRED
22 CELLS
6 A"HR
(23 DOD)
(1)
MESAC
3 UNITS
. REQUIRED
X 6 SERIES CELLS
9 A"HR
MESAC
2 UNITS
REQUIRED
6 SERIES CELLS
12 A"HR
(3B)
CONVENTIONAL
2 REQUIRED
22 CELLS
3 A"HR
(23 DOD)
100 WATT SYSTEM
90
RELIABILITY, PERCENT
99.9 99.99
Figure 6. Comparison of the Power"to"Weight Ratios
of MESAC and Conventional 22"Cell Battery
Systems as a Function of the Reliability at
6 Years; Synchronous Equatorial Orbit.
Normal Battery'Cell Divergence Failure
Rates Applied
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40 WATT SYSTEM
CONVENTIONAL
1 BATTERY REQUIRED
22 SERIES CELLS
3 А"НЙ
MESAC
4 UNITS REQUIRED
/ 6 SERIES CELLS
3 А"НЯ
MESAC
2 UNITS REQUIRED
6 SERIES CELLS
6A"HR
90 95
RELIABILITY. PERCENT
Figure 7. Comparison of the Power"to"Weight Ratios
of MESAC and Conventional 22"Cell Battery
Systems as a Function of the Reliability at
6 Y e a r s ; Synchronous Equatorial Orbit.
Normal Battery Cell Divergence Failure
Rates Applied.
о
MESAC
7 UNITS REQUIRED
6 SERIES CELLS
20 A"HR
CONVENTIONAL
2 REQUIRED
22 SERIES CELLS
15 A"HR
(74 OOD)
MESAC
5 UNITS REQUIRED
8 SERIES CELLS
20 A"HR
500 WATT SYSTEM
90 95
RELIABILITY, PERCENT
О
Figure 8. Comparison of the Power" to"Weight Ratios
of MESAC and Conventional 22"Cell Battery
Systems as a Function of the Reliability at
6 Years; Synchronous Equatorial Orbit.
Normal Battery Cell Divergence Failure
Rates Applied.
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ME SAC
10 UNITS REQUIRED
BSERiESCEILS
20 A"HR
CONVENTIONAL
4 OATTERIES REQUIRED
22 SERIES CELLS
20 A"HR
90 95
RELIABILITY, PERCENT
Figure 9. Comparison of the Power"to"Weight Ratios
of MESAC and Conventional 22"Cell Battery
Systems as a Function of the Reliability at
6 Years ; Synchronous Equatorial Orbit.
Normal Battery Cell Divergence Failure
Rates Applied.
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RELIABILITY, PERCENT
Figure 10. Comparison of Power"to"Weight Ratios
of MESAC and Conventional 22"Cell Battery
Systems as a Function of the Reliability at
6 Y e a r s ; Synchronous Equatorial Orbit.
Cell Divergence Rates Assumed to be 0.
76
3.0
О
со
< 2.0
!/}•
I
ко
CONVENTIONAL
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22 SERIES CELLS
. 12 A"HR
100
20% DOD WATT SYSTEM
ME SAC
4 ESU REQUIRED
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15A"HR
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RELIABILITY, PERCENT
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О
Figure 11. Comparison of the Power"to"Weight Ratios
of MESAC and Conventional 22"Cell Battery
Systems as a Function of the Reliability at
6 Years ; 100 Minute Circular Orbit. Normal
Battery Cell Divergence Failure Rates Applied.
90 95
RELIABILITY, PERCENT
99.9 99.99
О
Figure 12. Comparison of the Power"to"Weight Ratios
of MESAC and Conventional 22"Cell Battery
Systems as a Function of the Reliability at
6 Years; 100 Minute Circular Orbit. Normal
Battery Cell Divergence Failure Rates Applied.
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Figure 13. Comparison of the Power"to"Weight Ratios
of MESAC and Conventional 22"Cell Battery
Systems as a Function of the Reliability at
6 Years ; 100 Minute Circular Orbit. Normal
Battery Cell Divergence Failure Rates Applied.
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1.0
10 50 90 95 98
RELIABILITY, PERCENT
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Figure 14. Tradeoff Between MESAC (3 Required) and
Conventional (1 Required) Systems for a
100 Watt Synchronous Equatorial Application
at 70% DOD. Normal Cell Failure Rates.
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Figure 15. Percent of Power"to"Weight Ratio Improve"
ment Achievable by Substituting MESA С for
Conventional Batteries in the 100 Watt, 24
Hour Application.
о
99.9 99.99
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Figure 16. Tradeoff Between MESAC (3 Required) and
Conventional (1 Required) Systems for a
100 Watt Synchronous Equatorial Application
at 70% DOD. One"Half Normal Cell Failure
Rates.
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Figure 17. MESAC Block Diagram
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Figure 18. MESAC Central Control Unit (CCU)
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Figure 20. Simplified Energy Storage Circuit
Schematic and Waveshapes
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Figure 21. Simplified Uplink Converter
Schematic and Waveshapes
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Figure 22. Simplified Downlink Converter
Schematic and Waveshapes
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Figure 23. Typical Regulation Control Scheme, Showing
Maximum Centralization of Control
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Figure 24. Typical Regulation Control Scheme, Using Analog Signal
Distribution, Central Oscillator, and Local Modulator
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Figure 25. Typical Regulation Control Scheme, Using Analog Signal
Distribution and a Variable"Frequency Oscillator
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Figure 26. MESAC Block Diagram
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Figure 28. Simplified Block Diagram of ULC
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Figure 29. Current Waveform of ULC
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V IV
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4
5
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20 DIM M<22,2>
40 Rl=l UPLINK
60 DIM P(7>*Wf7),F(7)
80 F0R L=l T0 7
100 READ F(L)*P(L)*W(L)
120 NEXT L
140 F0R J= 1 T0 5
160 PRINT
180 NEXT J
200 F0R J= 1 T0 7
%220 READ C<J)
240 NEXT J
260 PRINT , "MESAC"
280 PRINT
300 PRINT'ESU UPLINK C0NVERFER DATA"
320 PRINT
340 PRINT
360 PRINT "MAX.ALL0WABLE D0D"I
380 INPUT Dl
400 PRINT "ECLIPSE PERI0D*HH."l
420 INPUT Tl .
440 PRINT
460 F0R Js 1 T0 7
480 I1=(C(J)/T1)*DI/100
500 P4=.33*11
520 P5=.11*11
600 Г2=.25+.004*11
610 F0R L= 3 T0 7
612 F0R Q= 1 T0 5
614 PRINT
616 NEXT Q . . % %
620 PRINT"RUN N0."JR1
640 PRINT
660 PRINT "CAPACITY ="JCCJ)I"A%HM
680 PRINT "FREQUENCY »'M|FCL>J"KHZ"
700 PRINT"AVERAGE CURRENT = "Jlir'AMPS"
720 PRINT"T(0FF)="iT2l"MlCR0SEC.M
740 PRINT
760 PRINT "N0. 0F CELLS","EFFICIENCY'VP^UTVVWEIGHr
780 PRINT
800 F0R N= 2 T0 22 STEP 2
820 P1=N*1.23*11
840 P3=4*F(L)*P1*T2
841 P3=P3/1000
860 P7=.044*PI
880 A2=5.789399
900 82=%.3077886
920 S2=A2*P1»B2
940 P8=(PI*P<L)*S2)/100
960 WI=.002*P1
980 A1=.077767E%01
1000 Bl=.8525585
1020 S!=Al*P|tBI
1040 U2 = W(L)*S1*2.2
119
UPLINK
1042 W 3 * W 1 + W 2
1060 M C N , 1 ) = P 1
1080 M(N,2)=P8
1120 POaPl%<P3+P4+P5+P7+P8>
1122 IF PO > 100 THEN 1130
1124 W3=W3*I.5
1126 G0 T0 1140
1130 W3=W3*1.333333
1140 PRINT N,PO*100/P1*PO,W3
1160 NEXT N
1180 PRINT
1200 PRINT,"SUMMARY 0F LOSSES"
1212 PRINT,"% 0F INPUT P0WER"
1215 PRINT
1220 PRINT"OI0DE L0SS в 4.4 Z"
1240 PRINT "QSWITCHING L0SSsMl4*F(L)*T2*.1
1260 PRINT
1280 PRINT"N0.0F CELLS","OSAT L0SS","QDRIVE L0SS"»"FILTER L0SS"
1300 PRINT
1310 F0R N= 2 T0 22 STEP 2
1320 PRINT N*P4*100/M<N*I>,PS*100/M<N,I),M<N*2)*100/M(N,1>
1340 NEXT N
1350 H1=R!*I
1360 NEXT L
1380 NEXT J
2000 DATA 1,1.71,3.15,2,1.2,1.65,4,.92,.87*8».80*.465*16».84».305
2001 DATA 32,1.02,.211*64,1.42,.15,1»3,6,9*12*15*20
100 REM THIS IS A FILE NAMED D0WNLINK* F0R USE IN MESAC
110 DIM F<7),P(7bW<7bX(7>
120 DIM M(22,5>
130 Rl=l
140 F0R L= 1 T0 7
150 READ FCLb P(L)»W<L),XCL>
160 NEXT L
170 F0R J= 1 T0 7
180 READ C(J)
190 NEXT J
200 READ A1*B1,A2*B2*A3«B3,E1
210 F0R Q = 1 T0 5
220 PRINT
230 NEXT Q
240 PRINT>"MESAC"
250 PRINT,"ESU D0WNLINK C0NVERTER DATA"
260 PRINT
270 PRINF'AVAILABLE CHARGE TIME»HR."I
280 INPUT Tl
290 PRINT"MAXIMUM ALL0WABLE 000";
300 INPUT Dl
310 PRINT
320 F0R J= 1 Г0 7
330 N1=1
340 I1=(C(J)*DI)/CTl*NI*IOO)
350 Y9=I1/C(J)
360 N3=(36.744+46.414*Y9%1363.713*Y9»2+1352.78*Y9t3)/IOO
370 IF ABS (N3%N1) < .01 THEN 400
380 Nl=N3%(N3%Nl)/4
390 G0 T0 340
400 F0R Ls 1 T0 7
410 F0R Q* 1 T0 5
420 PRINT
430 NEXT Q
440 PRINT"RUN N0. "JR1
450 PRINT
460 PRINT%CAPACITY ="JC(J)I"A%H"
470 PRINT"FREO. <*•• JF<L) J"KHZ"
480 PRINP'CURRENT =" ЛП"АМР5"
490 PRINT
500 PRINT"N0.0F CELLS"*"EFFICIENCY"»"P(0UT","WEIGHT"»"RECT.TYPE"
510 PRINT
520 F0R N= 2 T0 22 STEP 2
530 PO=II*N*E1
540P7=.67*.5*I1
550 T3=.25*.004*11
560 P8=l.9*F<L)*PO*T3*1E%03
570 P9=.l1*11
580P6%.91*11
590 IF N>2 THEN 630
600IF P6<«P7*P8+P9 THEN 630
610 K1=I
620 G0 T9 640
630 KJoQ
121
640 Pl=A3*FCL)tB3
650 P1=PI*PO/90
660 P2=.025*Il*CN*El+.9>*.5
670 T2 = .25"K.004*11*N*E1 >/28
680 P3=5.6*F<L)*II*<N*E1+.9)*T2*1E"03
690 P4=.0039*Il*<N*El+.9> BLINK
700 S2=A2*POtB2
710 P5=P(L)*PO*S2/100
720 M(N,1>=P2+P3+P4
730 M(N,2>=P1
740 M(N,3)=P5
750 Sl=Al*POtBI
760 W2=XCL>*S1*1. 1
770 W4=.OOI5*PO
780 IF KlsO THEN 860
790 N2=PO/(PO+P1+P2+P3+P4+P5+P7+P8+P9)
800 I9=PO*1.5/N2
810 Sl=Al*I9tBl
820 W1=W(L)*S1
830 M(N,4)=P7+P8+P9
840 W3=.0015*PO+.13*W2
850 G0 T0 970
860 N2=PO/(PO+PH"P2+P3+P4+P5+P6>
870 I9=PO*1.5/N2
880 Sl=Al*I9tBl
890 W1=W(L>*S1
900 W3=.0015*PO
910 M(N*4)=P6
920 W7= W1+W2+W3+W4
930 IF P0>100 THEN 960
940 W7sW7*l.5
950 G0 T0 970
960 W7=W7*1.333333
970 PRINT N,N2»PO.W7.
980 M<N,5)=PO/N2
990 IF K1=OTHEN 1020
1000 PRINT"SYNCH.RECTM
1010G0 T0 1030
1020 PRINT"DI0DE"
1030 NEXT N
1040 R1=R1+I
1050 PRINT
1060 PRINT*"SUMMARY 0F L0SSES"
1070 PRINT*"? 0F INPUT P0WER"
1080 PRINT
1090 PRINT"N0.0F CELLS"*tiINV.L0SS"»MFILT.L0SSll*"XFMR L0SS","RECT.L0SSM
1100 PRINT
1110 F0R N= 2 T0 22 STEP 2
I 120 I8=M(N,5)
I1ЭО PRINTN,M(N,I)*100/I8,M(N,2)*IOO/I8>MCN,3)*IOO/I8,MCN,4)+IOO/I8
П40 NEXT N
1150 NEXT L
1160 NEXT J
1170 DATA 1,1.71,2.2,3.15,2,1.2/1.12,1.65,4,.92,.685,.87,8,.8,.49,.465
1гг.
DLINK
1180 DATA 16*.84,.395*.305,32*1.02*.33».211*64*1.42*.28».15
1190 DATA 1,3,6,9,12,15,20
1200 DATA .077767E-01,.8525585,5.789399,-.3077886,.69,-.0626587
1210 DATA 1.41
123
REL
10 0PEN /MER%0/,0UTPUT
15 F0R J= 1 T0 13
20 READ К
25 PRINT FILE K,
30 NEXT J
35 DATA 6,.99982925,.99088757,.99958028,.98185818,.99925380,.9729110
40 DATA .99885053,.96404549,.99837120,.95526069,.99781655,.94655595
50 F0R J=l T0 5
60 PRINT
70 NEXT J
80 PRINT,"BATTERY RELIABILITY CALCULATI0N"
90 PRINT
120 F0R Y= 1 Г0 6
122 F0R J= 1 T0 5
124 PRINT
126 NEXT J
130 READ LCY),M(Y>
140 PRINT YJ"YEARS"
150 PRINT
160 PRINT "N0. 0F CELLS","CELL REL%","BAT. REL."
170 F0R N= 2 T0 22 STEP 2
180 Z=L(Y)+M(Y)*<N%2)/20
185 Q=Z*8760*1.OE%9
190 R1=EXP(%Q)
200 R2= RltN
210 PRINT N,R1,R2
220 PRINT FILE R2,
230 NEXT N
240 NEXT Y
250 DATA 62,0,137,0,229,0,391,0,689,0,1206,0
1Z4
70 F0R J= 1 TO 7
80 PRINT
90NEXT J
100 DIM C(16*11)
F0R 1 = О T0 15
F0R N=0 T0 11
READ A
IF A= 0 THEN 170
CCbN> = A
NEXT N %
NEXT I
PRINT "MESAC RELIABILITY ANALYSIS
PRINT
PRINT
INPUT
PRINT
INPUT
PROGRAM; MESREL
1 10
120
130
140
150
160
170
180
190
200
210
220
230
240
250
260
270
280
"MINIMUM N0. 0F ESU'S INSTALLED"*
II
"MAXIMUM N0. 0F ESU'S INSTALLED"!
12
PRINT"MAXIMUM ALL0WABLE % FAILURES"!
INPUT Fl
0PEN /MER%0/, INPUT
INPUT FILE Tl
DIM RC2,T1 >,Q(22,TI )
290F0R T=l T0 Tl
300 INPUT FILE RC1,T>,R<2,T>
NEXT Т
F0R Tal T0 Tl
F0R S=2 T0 22 STEP 2
INPUT FILE QCS,T>
NEXT S
310
320
330
332
334
336
338
340
342
344
346
360
370
380
390
400
410
420
430
440
450
460
462
470
480
490
500
510
520
530
1
2
1
T0
T0
T0
Tl
22
5
STEP 2
NEXT Т
F0R T=
F0R S=
F0R J=
PRINT
NEXT J
PRINT, TJ"YEARS"
PRINT, Sf'CELL BATTERY"
PRINT
PRINT "N0. INSTALLED", "N0. FAILED", "RELIABILITY", "XREDUNDANCY"
PRINT
R1=R(2,D*Q(S,T)
F0R 1=11 T0 12
F0R F= О Т0 INT(I*(F1/100» + 1
A=0
F0R N= О Т0 F
R2=C(I,N)*CR1 t <I%N)*(l%
R2=R2*RC1,T>
A=A+R2
NEXT N
PRINT I,F,A, IOO*F/CI%F)
NEXT F
PRINT
NEXT I
F0R J«= I T0 5
125
MESREL
540 PRINT
550 NEXT J
560 NEXT S
570 NEXT Т
1000 DATA 1*0*1,1*0,1,2,1,0,1,3,3,1,0,1,4,6,4,1,0,1*5*10*10*5*1*C
1001 DATA 1,6*15,20,15,6,1,0,1*7,21,35,35,21,7*1*0*1*8*28*56*70*;
1002 DATA 28*8,1*0*1,9,36,84,126*126*84*36*9*1*0*1*10*45*120*210j
1003 DATA 210*120*45*10*1*0,1,11*55*165*330*462*462*330*165*55*1 I
1004 DATA 1,12,66,220*495,792,924,792,495,220,66,0,1*13,78*286*71
1005 DATA 1287,1716,1716,1287,715,286,0,1,14,91,364,1001,2002,30(
1006 DATA 3432,3003,2002,1001,0,1,15,105,455,1365,3003*5005*6435j
1007 DATA 5005,3003,0
"1"26
